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ABSTRACT
A scalable I-V model for latch-up in non-collinear PNPN devices is adapted from a previous
model for collinear SCR devices. The model is applied to 14-nm FinFET test structures.
Layout scaling trends for key latch-up metrics, such as holding and trigger voltage, are
captured by the model in circuit simulation. TCAD simulation is used to gain physical
insight into the behavior of non-collinear PNPN devices.
The dynamic behavior of switched-mode power supplies is simulated by adopting a state-
space representation. Piecewise linear models are used to represent the nonlinear switching
devices within the power supplies. With state-space representation models, averaging tech-
niques can be used to speed up simulation time. A reduced-order averaged model is used to
predict the dynamic turn-on behavior of a flyback converter. A correction factor is added to
the model to account for the effect of the snubber circuit. An Elementary Effects algorithm
and a Bayesian inference routine are used to fit the averaged model to a more expensive
netlist model.
State-space models can also be used with the sampled-data method for state vector sim-
ulation. This approach is more accurate than the averaged model, but more computation-
ally expensive. Computation time is reduced by calculating the matrix exponential using
a decomposition method. With an efficient means of computing the matrix exponential,
switching instances are updated reliably from previous computed values, providing a very
quick means for event-detection state vector simulation.
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CHAPTER 1
INTRODUCTION
This dissertation presents methods for the modeling and simulation of power electronic de-
vices. The first device explored in this work is the silicon controlled rectifier (SCR), a PNPN
device, that is often used to improve the reliability of a system. SCRs are intentionally used
on integrated circuits (ICs) for electrostatic discharge (ESD) protection. In general, PNPN
structures can be modeled as a pair of cross-coupled bipolar junction transistors (BJTs)
[1, 2]; however, more advanced compact models have been developed for SCR-based ESD
protection devices [3, 4, 5]. Not all PNPN devices on an IC are intentional. Unintentional,
parasitic PNPN structures are virtually unavoidable in CMOS designs, where they pose a
latch-up hazard. Latch-up was originally observed in CMOS ICs used for space applications
[6]. It was found that parasitic PNPN structures on ICs in space would latch-up due to
radiation [7]. As CMOS technology advanced, it was found that latch-up of parasitic PNPN
devices can also be electrically triggered [8, 9]. In order to ensure that parasitic PNPN
structures are not susceptible to latch-up, it would be useful to have a model to predict the
trigger and holding voltage of the parasitic structures. However, in bulk CMOS, the layout
of the SCR-based protection devices and the parasitic PNPN devices tend to be quite dif-
ferent and thus models developed for the former are not necessarily applicable to the latter.
Specifically, the SCRs used for ESD protection in bulk CMOS technology have a collinear
layout, whereas the parasitic PNPN devices generally have a non-collinear layout, especially
in standard cell designs [10]. Furthermore, SCR-based protection devices implemented in
a FinFET technology will not necessarily have a collinear layout [11]. Considering these
observations, Chapter 2 investigates whether the models developed for collinear SCR-based
protection devices can accurately reproduce the I-V characteristic of a non-collinear PNPN.
The compact models in Chapter 2 are accurate, but can be computationally expensive. In
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some simulations, a less accurate but simpler model for a nonlinear device may be preferable
to avoid excessively long simulation times. This is the case for simulating switched-mode
power supplies (SMPS). Predicting the behavior of a SMPS can require simulating the device
over many switching periods (e.g., in this work, SMPS were simulated for 2100 switching
cycles). Using expensive compact models for the nonlinear devices (e.g., diodes) within the
power supply circuit can significantly increase simulation time. Prior works have replaced the
nonlinear models with piecewise linear (PWL) models [12], in order to limit the computation
time while still capturing the dynamic behavior of the SMPS with sufficient accuracy.
Other works have adopted averaged state-space representations of SMPS [13, 14]; these
generally adopt PWL device models. The averaging approach has been shown to be a
powerful tool for analyzing the stability of switch-mode power supplies with feedback control
[15]. Many switch-mode power supplies can operate in two modes: continuous conduction
mode (CCM) and discontinuous conduction mode (DCM). Previous works typically develop
separate averaged models for their converters for CCM and DCM [16]. In Chapter 3, a
reduced-order averaged model is used to simulate the dynamic turn-on behavior of the flyback
converter [17, 18]. By defining the boundary between CCM and DCM, the model is able
to seamlessly transition between the two modes in transient simulation. Additionally, a
modulation factor is added to the duty cycle in order to model the effect of the snubber
circuit within the flyback converter. The model is then fitted to a real-world flyback converter
design using the elementary effects [19, 20] and Bayesian inference methods [21].
As an alternative to the averaged state-space model, some prior works have adopted
sampled-data models [22, 23, 24, 25, 26]. These works create large-signal models by switching
between different linear time-invariant (LTI) state-space representations of the SMPS. State-
space models can be simulated more rapidly than a SPICE netlist. Additionally, any ordinary
differential equation (ODE) solver (e.g., MATLAB) can be used to solve for the transient
behavior of the state vector, rather than relying on a relatively slow modified nodal analysis
(MNA) solver like SPICE.
Adopting a state-space approach presents its own challenges. In particular, how the
matrix exponential in the state transition matrix is computed can have a significant effect on
simulation time. Typically, numerical solvers use a scaling and squaring method with a Pade´
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approximant to compute the matrix exponential [27, 28, 29]. While this is a very accurate
method for approximating the matrix exponential, it is too computationally expensive for
simulations. Two commercially available state vector simulators, PLECS and SIMPLIS,
approach the computation of the matrix exponential differently. PLECS uses an explicit
[implicit] Runge-Kutta formula for non-stiff [stiff] systems [30], avoiding the need to compute
the matrix exponential entirely. SIMPLIS approximates the matrix exponential with an
8th-order Taylor series expansion [31]. Both methods place restrictions on the time step,
which must be small enough such that the approximations hold true. Other works have
implemented a simple 1st-order [32, 33] or 2nd-order [34] Taylor series expansion, a Fourier
series expansion [35] or a look-up table [36] to compute the matrix exponential; however,
these methods are either too inaccurate or too computationally expensive to be practical.
Chapter 4 presents a computationally efficient and accurate method for computing the
matrix exponential for state vector simulation of SMPS using eigenvalue decomposition
[27, 37]. Some prior works have used eigenvalue decomposition for model order reduction
(MOR) of SMPS to improve simulation time [38]; however, MOR removes important high-
frequency information from the simulation. By applying eigenvalue decomposition to the
matrix exponential computation, accuracy is maintained without removing high-frequency
information or placing any restriction on the time step, which has added benefits. Typically,
state vector simulators need to step forward in time until the solver detects that a diode or
switch has changed states. When those events are detected, the solver must back up in the
simulation and use a root-solver method to determine when the switching instance occurs.
Chapter 4 demonstrates an alternative approach in which the Newton-Raphson method is
used to update the current switching instance from the switching instance for the previous
period. This provides a much quicker means of computing switching instances and an overall
more efficient method to simulate the dynamic behavior of a SMPS.
1.1 Ideal Switched-Mode Power Supply Overview
This section describes ideal SMPS behavior. As an example, the flyback converter (some-
times referred to as the flyback transformer) is a switch-mode power supply with an isolated
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buck-boost topology [17] . An idealized representation of the flyback converter is shown
in Figure 1.1. The two main energy storage elements are the transformer magnetizing in-
ductance, LM , shown on the primary side of the transformer and the output capacitance,
COUT . The transformer’s secondary windings to primary windings ratio is represented by n.
In Figure 1.1, the switching is realized using an n-channel MOSFET (NMOS) and a diode.
The gate of the NMOS is driven with clock signal with a switching period of TS. The duty
cycle DS represents the percentage of time in one period that the NMOS is in its on-state.
The operation of the ideal flyback converter shown in Figure 1.1 can be divided into two
main subintervals of the switching period, TS. The first subinterval D10, which can take
on any value between 0 and 1, is shown in Figure 1.2a. The subscript “10” indicates the
NMOS is on and the diode is off. For the ideal converter, D10 = D. During this subinterval,
energy is taken from the voltage source, VS, and stored in the transformer’s magnetic core
inductance, LM , in the form of current, IM . The second subinterval, D01, is shown in Figure
1.2b. The subscript “01” indicates the NMOS is off and the diode is on. For the ideal
converter, 0 ≤ D01 ≤ 1−D. During this subinterval, current from the inductor, LM , is sent
through the output capacitor, COUT , raising the output voltage, VOUT .
In steady state, the average voltage across an inductor is zero (a proof of this is shown
in Appendix A). As demonstrated in [17], the average value of VM (shown in Figure 1.1) in
steady state is
V M = D10VS −D01VOUT
n
= 0 (1.1)
where VM is the voltage across LM . From (1.1), the voltage conversion ratio for the ideal
flyback converter can be found as
VOUT
VS
=
nD10
D01
. (1.2)
(1.2) shows that VOUT may be larger, smaller, or equal to the source voltage, VS, depending
on the values of n, D10, and D01.
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1.1.1 Continuous Conduction Mode
The flyback converter can operate in two modes. The first mode is a continuous conduction
mode (CCM). In CCM, the current in the magnetic core inductance, IM , does not go to
zero in a single period. An example waveform of CCM is shown in Figure 1.3. For the ideal
converter in CCM, D01 = 1−D10. From (1.2), the voltage conversion ratio in CCM is simply
VOUT
VS
=
nD10
1−D10 . (1.3)
1.1.2 Discontinuous Conduction Mode
The second mode that the flyback converter can operate in is discontinuous conduction mode
(DCM). In DCM, the current in the magnetic core inductance, IM , goes to zero within a
switching period. An example waveform is shown in Figure 1.4. Because IM goes to zero, a
third subinterval, D00, arises in DCM. The subscript “00” indicates that both the NMOS and
diode are off. During this subinterval, no energy is exchanged between the input and output,
but the output voltage is still maintained by the charge stored on COUT . To find the voltage
conversion ratio in DCM, an expression for the average current through the output capacitor
needs to be found. A sample waveform for the output capacitor current ICOUT is shown in
Figure 1.5. Recognize that during the time interval D10TS in DCM, the inductor is charged
up from IM = 0 A to IM = D10TSVS/LM (remember, VS = LM ·∆IM/D10TS). During the
time interval D01TS this current is reflected onto the secondary side of the transformer and
sent to COUT . This reflected current is shown as the triangular current waveform during the
time interval D01TS in Figure 1.5. The average current through the capacitor can be written
as
ICOUT = −VOUT
RL
+
VSD10TS
2nLM
D01 = 0. (1.4)
From (1.4), an expression for D10 can be found, shown below.
D01 =
2nLM
RLD10TS
· VOUT
VS
. (1.5)
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Combining (1.2) and (1.5) yields
VOUT
VS
= D10
√
RLTS
2LM
. (1.6)
In DCM, it is possible for the flyback converter to achieve a higher output voltage, VOUT ,
than it would in CCM if
n
1−D10 <
√
RLTS
2LM
. (1.7)
However, in this mode, the output voltage is now a function of RL. This means that any
time the load changes by an amount δRL, VOUT will change by an amount proportional to
√
δRL. If the value of the load is expected to change (e.g., the power converter is driving an
amplifier circuit), this property may be undesirable.
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1.2 Figures
VS LM
1:n
RL
COUT
VOUT
+
-
DS∙TS
VM
+
-
Figure 1.1: Ideal representation of flyback converter. LM is the magnetic core inductance
of the transformer and COUT is the output capacitance of the power supply. Switching is
realized with a NMOS and a diode. The NMOS has a switching period of TS and duty
cycle DS. The output voltage, VOUT is the voltage across the load resistance, RL.
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COUT
VOUT
+
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IMLM
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1:n
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IM IM/nLM
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+
VOUT/n
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RL
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(b) D01
Figure 1.2: Two switching subintervals for an ideal flyback converter. (a) Flyback
converter during the subinterval D10TS. Note, for the ideal flyback converter, D10 = DS.
During this time, energy is taken from the source, VS, and stored in the magnetizing
inductor, LM in the form of current, IM . (b) Flyback converter during the subinterval
D01TS. During this time, stored energy in LM is sent to the output capacitor, COUT .
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Figure 1.3: Example waveform for an ideal flyback converter operating in continuous
conduction mode.
0
2
4
6
8
I M
[A
]
2TSTS
      
      
      
Figure 1.4: Example waveform for an ideal flyback converter operating in discontinuous
conduction mode.
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Figure 1.5: Example waveform for the current through the output capacitor for the
converter in DCM.
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CHAPTER 2
MODELING OF LATCH-UP IN NANOSCALE
NON-COLLINEAR SCRS
This chapter evaluates the applicability of SCR compact models to non-collinear devices
and proposes modifications where needed. Collinear and non-collinear PNPN layouts are
illustrated in Figures 2.1 and 2.2, respectively. This work focuses on the devices’ static
characteristics and key parameters such as the trigger current, holding voltage, and on-state
resistance. The primary motivation for this work is to study and model latch-up in a 14-nm
FinFET technology.
2.1 Measurement Setup
PNPN test structures were laid out as shown in Figure 2.2 and fabricated in a 14-nm FinFET
technology. The layout was designed to emulate core logic pull-up and pull-down networks a
set distance away from the well bias taps (NTAP and PTAP). Seven test structures were used
in this work. The emitter width WE, defined in Figure 2.2, is variable; the test structures are
otherwise identical. Test structures with varying emitter widths are used to develop layout
design rules that define the minimum density of well taps that sufficiently reduces the risk of
latch-up. If the non-collinear PNPN can be properly modeled, then designers may be able
to determine the correct design rules using only a small number of test structures.
DC measurements were performed to characterize the latch-up behavior. A representation
of the measurement setup is provided in Figure 2.3. The NTAP is biased to the supply
voltage VCC and a current IA is forced into the Anode. IA is swept from zero to a value well
above IHOLD. An example measurement result is shown in Figure 2.4; parameters relevant
to latch-up are labeled, namely, the trigger voltage VTRIG, holding current IHOLD, and on-
state resistance RON . At VTRIG, the device enters a snap-back state in which the device has
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negative differential resistance; VTRIG is defined as (dVAC/dIA)|VTRIG = 0 and the current
measured at this point is ITRIG. At IHOLD, the device is fully triggered on; IHOLD is defined
as (dVAC/dIA)|IHOLD = 0 and the corresponding voltage is VHOLD. The on-state resistance
is defined as RON = dVAC/dIA, which is measured for IA in the range [IHOLD + ∆I, IMAX ],
where IHOLD + ∆I is the current level at which the PNPN device has become fully latched
on and IMAX is the maximum current level to which IA is swept.
2.2 Modeling Approach
An SCR may be represented by cross-coupled NPN and PNP transistors. The SPICE
Gummel-Poon model, SGP, is a well-known, physically rigorous model of the BJT. Therefore,
in some works, the SCR is represented by two SGP transistors [3, 4]. By careful adjustment
of the model parameters, it is possible to tune this model to match both the trigger current
and the holding voltage of a non-collinear device, as shown in Figure 2.5. However, a good
fit to the entire I-V curve is not obtained. This result is not very surprising because the SGP
model assumes diffusion dominated current but the SCR’s on-state current is dominated by
drift. This issue has been addressed in a variety of ways in prior works on CMOS SCR
modeling. Romanescu et al. [4] added empirical correction terms. Mertens and Rosenbaum
[5] represented each of the BJTs by the simpler Ebers-Moll model and achieved a proper
representation of the SCR behavior by including conductivity modulated collector and base
resistors and making the current gain of each BJT a function of the current through the
other.
The model from [5] is depicted in Figure 2.6 and the model equations are given in Table
2.1. In Figure 2.6, the diode DEB,P [DBE,N ] represents the base-emitter diode of the PNP
[NPN]. The diode DBC represents the shared base-collector diode formed by the NWELL
PWELL junction. ILINK,P [ILINK,N ] represents the link current for the PNP [NPN]. RCP
[RCN ] represents the conductivity modulated PNP [NPN] collector resistance. It is necessary
that the collector resistances be modeled as bias dependent because when the PNPN latches
up, the device enters a state of high level injection similar to the conduction mode of a p-i-n
diode [39]. In that state, an increase in current leads to a proportionally larger carrier con-
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centration in the quasi-neutral drift region inside the NWELL and PWELL, corresponding
to an increase in conductivity [40].
The model of [5], represented in Figure 2.6, provides a better overall fit to the measurement
data, as demonstrated in Figure 2.7. In [10], a reasonably good fitting model of the non-
collinear PNPN was obtained by using a network of distributed SGP transistors; however,
by adopting the model of [5], a distributed model is found to be unnecessary. The model
equations provided in Table 2.1 are not identical to those given in [5]; some of the equations
are modified to provide a better fit to the measurement data or to reflect this work’s focus
on static modeling. Specifically, in this work, the junction currents are allowed to have a
non-unity ideality factor and the charge-based parameters were replaced by current-based
parameters. The model parameters are almost entirely extracted directly from DC measure-
ments. Optimization is used only in a few cases. A list of the DC model parameters is given
in Table 2.2 and the extraction procedure is detailed in Appendix B.
2.3 Layout Scalability
For a collinear SCR, the active, or effective, device width is equal to W coE . The trigger
and holding voltages are insensitive to W coE and, at current levels where the conduction
is uniform, RON varies as 1/W
co
E . For the non-collinear device, WE is the dimension most
analogous to W coE ; WE was defined in Figure 2.2. However, the effects of WE are not identical
to those of W coE , as is evident from the I-V plot in Figure 2.8. For one, the holding voltage
of the non-collinear PNPN is observed to be dependent on the emitter width WE. The WE
dependencies of the non-collinear devices are summarized in Figure 2.9.
Evident from Figure 2.9a, the holding voltage is a decreasing function of WE. The PNPN
holding voltage must be greater than its supply voltage to prevent a hazardous sustained
latch-up. The results in the figure can be used to determine the maximum emitter width
that meets this design requirement. For parasitic PNPN structures in the core logic, the
maximum emitter width may be used to determine the minimum allowable density of well
taps, an important design rule.
The experimental results shown in Figure 2.8 and Figure 2.9 are interpreted with the aid
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of 3D TCAD simulation. A non-collinear PNPN device resembling the test structures was
simulated; see Figure 2.10. The NTAP, PTAP, Anode and Cathode regions shown in Figure
2.10 were raised above the NWELL and PWELL in order to emulate the FinFET devices.
The exact doping profiles were not available, so the simulation results are intended to give
only qualitative insight.
Current density was measured along a cutline placed mid-way between the Anode and
Cathode, just below the depth of the shallow trench isolation (STI); varying the cutline
depth does not affect the results qualitatively. In Figure 2.11, the current density is plotted
for devices of varying emitter widths. For each simulation, IA was scaled by a factor of
WE/WE,min, where WE,min is the emitter width of the smallest device. However, the total
current passing through the cutline is observed to not scale by a factor exactly equal to
WE/WE,min. This is because the current is equal to the current into the Anode, IA, plus
the current from the NTAP (which is biased to VCC). Although IA is scaled by the factor
WE/WE,min, the current from the NTAP remains almost constant as the emitter is made
wider. Therefore, as the emitter width increases, the contribution from the NTAP current
becomes negligible and the current through the cutline is observed to scale by an amount
approaching WE/WE,min.
As shown in Figure 2.11, after latch-up, the non-collinear SCR has a non-uniform current
density along its width, even in DC simulation. This is a likely reason why RON does
not show ideal width-scaling. Current density is observed to be an increasing function of
distance from the well taps (i.e., the portion of the emitter closest to the well taps conducts
less current than the portion farther away). The base resistance seen by the far end of the
emitter is greater than that seen by the near end. A hole current injected into the PWELL
(i.e., the collector current of the PNP) may return to ground either through the PTAP or
through the base emitter junction of the NPN. Increasing the base resistance will increase the
fraction of the current that goes through the latter path, thereby increasing the NPN base
current [5]. This, in turn, increases the NPN collector current, which enhances conductivity
modulation in the NWELL, thereby reducing RCN . To maintain an equipotential condition
across the Anode or Cathode requires that there be a higher current density at the side
of the device with the lower RCN . By an analogous process, RCP is also expected to be
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smaller at the far-end of the emitter width. The TCAD results in Figure 2.11 indicate that
the current density saturates outside the region closest to the well tap. As the emitter gets
wider, the base resistance at the farthest end gets larger. Thus, fewer and fewer injected
holes into the far end of the PWELL will return to ground through the PTAP. This results
in a base emitter current that approaches a constant value as distance from the well tap
increases, yielding a more constant current density.
Since a device with a wider emitter has enhanced conductivity modulation, it should have
a smaller holding voltage [5]. Additionally, by the previous argument, the holding voltage
should saturate for large WE. This prediction is borne out both by TCAD simulation (Figure
2.12) and measurement results (Figure 2.9).
As mentioned previously, the non-uniform current density observed for devices with small
WE may be a reason why RON does not show ideal width-scaling. Since a wider device has
a more uniform current density, 1/RON should approach a linear dependence on WE with
increasing emitter width. This behavior is seen in the measurement results of Figure 2.9b.
For smaller devices, it was found that 1/RON is proportional to
√
WE, whereas, for larger
devices, it is proportional to WE. RON is the sum of REN and REP ; it was found that simply
scaling those two parameters by 1/
√
WE, regardless of the device width, yields the correct
holding voltage trend, along with a pessimistic estimate of RON . If desired, 1/RON may be
modeled more accurately by adopting a more complex function that provides linear scaling
for large values of WE.
The VHOLD and IHOLD values extracted from the simulated I-V curves shown in Figure
2.12 have WE dependencies that are very similar to those found in measurement. TCAD
simulation predicts that VTRIG and ITRIG are decreasing functions of WE. In measurement,
the dependency is weaker. This is attributed to the impact ionization model in TCAD not
having been calibrated to measurement data for this process technology.
In order to develop an (empirical) scalable model, model parameters were extracted for
devices with varying WE. Key results are shown in Figure 2.13 and Figure 2.14. The
geometric scaling equations developed from the measurement results are listed in Table 2.3,
and some of the more interesting findings are discussed below.
Although ISN is observed to be a roughly linear function of WE (Figure 2.13), the extracted
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ISP is independent of WE. The different width-scaling trends for ISN and ISP are attributed
to the geometry of the device. The base region of the PNP is surrounded completely by
NWELL, while the base region of the NPN is bounded only on one side. In other words, the
PNP is comprised of both a lateral and a vertical BJT, while the NPN has only a lateral
BJT.
Figure 2.14 shows that RPTAP and RNTAP do not vary much with WE in measurement
over a range of current levels, even though the base resistance is known to be non-uniform
across the emitter width. As explained in Appendix B, RNTAP is extracted from a 3-terminal
measurement of the PNP formed by the Anode, NTAP and PTAP. For the experimental
setup shown in Figure 2.3, only the PNP is on prior to latch-up; therefore, extracting the base
resistance from the 3-terminal measurement is necessary to properly model the low current
region of the PNPN I-V. During the measurement, the PNP link current is concentrated on
the side of the emitter near the NTAP. Making the emitter width larger does not increase the
measured current proportionally, and thus the extracted RNTAP (or RPTAP ) is not strongly
dependent on WE. It is important to extract the values of the base resistors with their
respective transistors in active mode because the base resistances will affect the I-V curve
most strongly near ITRIG and IHOLD (i.e., in the low current region of the I-V).
The scalable model matches well the I-V curves of PNPN devices with variable emitter
width in circuit simulation, as demonstrated in Figure 2.8 and Figure 2.9.
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2.4 Figures and Tables
Anode
p+
NTAP
n+
NWELL
PWELL/PSUBSAC
Cathode
n+
PTAP
p+
dTAP
  
  
  
  
Figure 2.1: Representative layout of a collinear PNPN. W coE is the emitter width of the
BJTs in a collinear PNPN structure, and LcoE is the emitter length.
Anode
p+
Cathode
n+
NTAP
n+
PTAP
p+
NWELL
PWELL/PSUB
WE
LE
SAC
dTAP
Figure 2.2: Representative layout of a non-collinear PNPN. In a FinFET technology, the
regions marked Anode, NTAP, etc., are comprised of multiple fins. The symbols WE and
LE represent the emitter width and length, respectively, of the BJTs comprising the
non-collinear PNPN.
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RNTAP
REN
REP
RPTAP
VCC VAC IA
+
-
IA
+
VAC
-
RNTAP REP
REN RPTAP
Figure 2.3: Circuit representation of the measurement setup. A current source, IA, is
connected to the Anode, and the potential between the Anode and Cathode, VAC , is
measured. RNTAP [RPTAP ] represents the NWELL [PWELL] resistance and REP [REN ]
represents the emitter resistance of the PNP [NPN]. The SCR is represented as a pair of
cross coupled BJTs for illustrative purposes; the schematic does not fully represent every
model investigated in this work.
I A
VAC VTRIG
IHOLD
1/RON
Figure 2.4: Example of a measured I-V characteristic of a non-collinear PNPN. Trigger and
holding values are marked as well as the device’s on-state resistance.
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I A
VAC
Figure 2.5: Black curve shows the simulated I-V of a non-collinear SCR modeled as two
cross-connected SGP transistors; red dots are measurement data. Note that the model
parameters can be tuned such that the simulated holding and trigger points match the
measured ones, but the model does not well fit the entire I V curve.
Table 2.1: SCR DC model equations for the NPN. Deviations from the corresponding
equations in [5] are marked in red. Model parameters are bolded. For each equation
shown, excluding the equation for IAv, there is a corresponding PNP equation (not shown).
ILINK,N = ISN
[
exp
(
VBE,N
nFNVT
)
− exp
(
VBC
nRVT
)]
ID,BE,N =
ISN
βFN
[
exp
(
VBE,N
nFNVT
)
− 1
]
RPTAP = RB,Nmin +
RB,N0−RB,Nmin
1+
ID,BE,N
IB,N0
ID,BC =
ISR
βFN
[
exp
(
VBC
nRVT
)
− 1
]
βFN = βN0 +
2ILINK,P
ITRIG+
2
∆β
ILINK,P
RCN =
RC0
1+2
ID,BC
ITRIG
IAv = (ISR + ILINK,N + ILINK,P )
[
1
1−
(
VAv
BVR
)mR − 1
]
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REP
REN RPTAP
RNTAP
RCN
RCP
ILINK,P
ILINK,N
DBC
DEB,P
DBE,N
Anode
Cathode PWELL
NWELL
Figure 2.6: Representation of the model presented in [5], which is adopted in this work.
The NPN and PNP components of the SCR are represented using Ebers-Moll models
rather than Gummel-Poon.
Table 2.2: List of model parameters.
Parameters Description
ISN , ISP , ISR, NPN, PNP, and reverse saturation currents and ideality factors
nFN , nFP , nR
βN0, βP0, ∆β NPN and PNP common emitter current gains
and beta enhancement parameter
IB,N0, IB,P0 Base conductivity modulation parameters
REN , RB,Nmin, Emitter and base contact resistances
REP , RB,Pmin
RB,N0, RB,P0, RC0 Zero conductivity modulation base and collector silicon resistances
BV R, mR NWELL-PWELL impact ionization parameters
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I A
VAC
Figure 2.7: Black curve is the simulated I-V of a non-collinear SCR modeled as in [5]; red
dots are measurement data.
I A
VAC
EmitterWidth
Figure 2.8: Latch-up measurements (colored dots) and circuit simulation (black lines)
results for increasing emitter widths. A single set of model parameters was used in the
circuit simulations.
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(b)
Figure 2.9: Trigger and holding voltage measurements (colored dots) and circuit simulation
(black lines) results are plotted vs. WE in (a). Measurement (blue dots) and circuit
simulation results (black line) for RON are shown in (b). Note all emitter widths are
normalized to the width of the smallest device measured (i.e., WE = 4 is a device that has
an emitter width 4× that of the smallest device).
NTAP
NWELL
PSUB
Anode
Cathode
PTAP
PWELL
Cutline
Figure 2.10: TCAD device used for simulation. The cutline is located at a depth just
below the STI. The NTAP, PTAP, Anode and Cathode regions are raised above the
NWELL and PWELL.
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Edge
Well 
Tap 
Edge
Figure 2.11: TCAD simulation of current density between the Anode and Cathode for
devices with varying emitter widths. The edges of the well taps and the emitters (indicated
by the grey dashed lines) have been aligned for all devices. The colored dotted lines
indicate the far edge of the emitter for a given emitter width. Current into the Anode, IA,
was scaled as WE/WE,min.
I A
VAC
EmitterWidth
Figure 2.12: TCAD simulation results for non-collinear SCRs with increasing emitter
widths.
22
0.00E+00
1.00E-16
2.00E-16
3.00E-16
4.00E-16
5.00E-16
6.00E-16
7.00E-16
0.E+00
1.E-18
2.E-18
3.E-18
4.E-18
5.E-18
0 10 20
I S
R
I S
N
WE [arb. unit] 
ISNPN
ISBCR
(a)
0 10 20
β
WE [arb. unit]
BP
BN
0
0
β
β
(b)
Figure 2.13: Model parameters are extracted and plotted vs. WE: (a) saturation current,
and (b) current gain. Note that ISN and ISR are plotted on two different y-axes. Note all
emitter widths are normalized to the width of the smallest device measured (i.e., WE = 4 is
a device that has an emitter width 4× that of the smallest device).
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W = 1.67
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x
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x
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E
E
E
Figure 2.14: NPN base resistance for various widths is extracted by the procedure
described in Appendix B. Base resistance is a weak (negligible) function of emitter width.
Emitter widths are normalized to the width of the smallest device measured (i.e., WE = 4
is a device that has an emitter width 4× that of the smallest device). The three points
circled in blue were used to determine the three parameters, RB,Nmin, RB,N0, and IB,N0.
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Table 2.3: Empirical geometric scaling equations with model parameters bolded.
Parameters not shown in this Table do not vary with geometry.
REN = A1/
√
WE REP = A2/
√
WE
RC,N0 = A3/
√
WE RC,P0 = A4/
√
WE
ISN = B1WE ISR = B2WE
IC,N0 = B3
√
WE IC,P0 = B4
√
WE
βN0 = C1
√
WE βP0 = C2/W
0.1
E
∆β = C3W
0.2
E
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CHAPTER 3
STATE-SPACE AVERAGING METHOD
This chapter applies the state-space averaging (SSA) technique to the flyback converter
shown in Figure 3.1. A full state-space model for the flyback converter is presented in
Appendix C; however, this chapter will focus on a reduced-order model that does not account
for commutation (i.e., LP = LS = 0 and D11 = 0). Because LP = 0, there will be no back
EMF from which to protect the NMOS, and therefore the snubber circuit is removed from
the averaged model. The remaining state variables are VCIN , LM and VCOUT .
Averaged models are commonly used to evaluate and simulate switched-mode power sup-
plies [13, 14, 15, 16]. With this approach, the averaged state and input matrices are used to
track the average values of the state variables. For the flyback converter, an averaged state
matrix is computed as
FA(x,u) = D00(x,u)A00 +D01(x,u)A01 +D10(x,u)A10 +D11(x,u)A11 (3.1)
where D00, D01, D10, and D11 are the fraction of TS that a converter is in a particular
configuration. Each configuration can be described by the state of the diode and NMOS in
the flyback converter circuitry. For example, the subscript “10” [“01”] in D10 [D01] represents
that the NMOS is on [off] and the diode is off [on]. A00, A01, A10, and A11 are the state
matrices that represent the converter in a specific configuration. Similarly, the averaged
input matrix is
FB(x,u) = D00(x,u)B00 +D01(x,u)B01 +D10(x,u)B10 +D11(x,u)B11. (3.2)
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The averaged state-space representation can be written in the form
x˙ = FA(x,u)x+ FB(x,u)u = f(x,u) (3.3)
with
x =

V CIN
IM
V COUT
 . (3.4)
The expression in (3.3) is nonlinear and will need to be linearized at every time step in
simulation. The linearized averaged system has the form
x˙ = Ax+Bu (3.5)
with A = ∂f
∂x
and B = ∂f
∂u
. If D00, D01, D10, and D11 are not functions of the averaged
state vector x and input vector u (e.g., when the converter is operating in CCM), the
averaged state and input matrices can be easily found as A = FA(x,u) and B = FB(x,u),
respectively. Additionally, if there are any nonlinear elements in the system, then the state
matrices A00, A01, A10 and A11 in (3.1) will also be functions of the averaged state vector
x and input vector u. For example, if there is an inductor that may experience saturation,
then the state matrices in (3.1) will be functions of the inductor’s current. As long as the
ripple current in the nonlinear inductor is negligible, then (3.1), (3.2) and (3.3) can be used
to find the averaged LTI system in (3.5). If the ripple current is large enough to cause
significant change in the inductance within one switching period, then the averaged method
will no longer accurately model the behavior of the system.
For the flyback converter, the input vector in (3.5) is a constant DC source. Therefore,
u = u. The averaged model will be simulated in MATLAB and used to predict the dynamic
turn-on behavior of the flyback converter.
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3.1 Averaged Model
In the D10TS subinterval, the NMOS is in triode and the diode is off. During this time,
IS = 0, IP = IM and I˙P = I˙M . The equivalent reduced-order state matrix in the D10TS
subinterval is shown below.
A10 =

−1
(RV S+RCIN )CIN
RV S
(RV S+RCIN )CIN
0
RV S
(RV S+RCIN )CIN
−RV S ||RCIN+RP+RSW
LM
0
0 0 −1
(RL+RCOUT )COUT
 . (3.6)
Similarly, for the D01TS subinterval, IP = 0, nIS = IM and nI˙S = I˙M . The equivalent
reduced-order state matrix during D01TS is shown below.
A01 =

−1
(RV S+RCIN )CIN
0 0
0 −RL||RCOUT+RS+RD
LM
−RL
(RL+RCOUT )LM
0 −RL
(RL+RCOUT )COUT
−1
(RL+RCOUT )COUT
 . (3.7)
Finally, in the D00TS subinterval, both the NMOS and diode are off and IP = IM = IS = 0.
The equivalent reduced-order state matrix during D00TS is shown below.
A00 =

−1
(RV S+RCIN )CIN
0 0
0 0 0
0 0 −1
(RL+RCOUT )COUT
 . (3.8)
Combining (3.1), (3.6), (3.7), and (3.8), the averaged state matrix can be found and is shown
below.
A =

−1
(RV S+RCIN )CIN
D10RV S
(RV S+RCIN )CIN
0
D10RV S
(RV S+RCIN )CIN
−D10(RV S ||RCIN+RP+RSW )
LM
− D01(RL||RCOUT+RS+RD)
n2LM
−D01RL
n(RL+RCOUT )LM
0 −D01RL
n(RL+RCOUT )COUT
−1
(RL+RCOUT )COUT
 .
(3.9)
A similar process can be used to find the averaged input matrix
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B =

1
(RV S+RCIN )CIN
D10RCIN
(RV S+RCIN )LM
0
 . (3.10)
The averaged output is
V OUT =
[
0 D01(RL||RCOUT )
n
RL
RL+RCOUT
]
x. (3.11)
3.2 Computing Subinterval Times
In CCM, D01 = 1−D10. However, calculating D01 for the DCM case is not as obvious. In
DCM, all energy put into the inductor LM during D10TS must be equal to energy removed
during D01TS. This equality can be expressed as
1
2
LM (∆IM,10)
2 =
1
2
LM (∆IM,01)
2 (3.12)
where ∆IM,10 and ∆IM,01 are the change in magnetic core current IM during D10TS and
D01TS, respectively. Since LM does not change, (3.12) simplifies to
∆IM,10 = ∆IM,01. (3.13)
The equality in (3.13) can also be seen from the current waveform shown in Figure 3.2. Since
∆IM ≈ VMLM ∆t, (3.13) can be rewritten as
VM,10
LM
D10TS =
VM,01
LM
D01TS (3.14)
where VM,10 and VM,01 are the voltages across LM during D10TS and D01TS, respectively.
From (3.14), an expression for D01 can be found in terms of D10,
D01 = D10
VM,10
VM,01
. (3.15)
D01 is therefore defined as
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D01 =
1−D10 CCMD10 VM,10VM,01 DCM . (3.16)
VM,10 and VM,01 are shown below.
VM,10 =
RV S
RV S +RCIN
(
V CIN + VS
)− [(RV S||RCIN) +RP +RSW ] IM (3.17)
VM,01 = [(RL||RCOUT ) +RS +RD] IM
n2
+
RL
RL +RCOUT
V COUT
n
. (3.18)
Note that from (3.16), (3.17) and (3.18), the flyback converter’s averaged state matrix in
(3.9) becomes nonlinear when the converter operates in DCM because of the factor
VM,10
VM,01
in
(3.16). Because of this, (3.5) will need to be linearized at every time step in simulation.
3.2.1 Boundary Condition between CCM and DCM
In order to accurately capture the dynamic response of the flyback converter in simulation,
the model must be able to seamlessly switch between the CCM and DCM states. A waveform
showing the critical point between CCM and DCM is shown in Figure 3.3.
In order for the converter to be at the boundary between CCM and DCM, the conditions
for both CCM and DCM must be satisfied. The first condition from (3.16) is
1−D10 = D10VM,10
VM,01
→ VM,01 = D10
1−D10VM,10. (3.19)
To find the second condition, an expression for IM can be found from Figure 3.3. Note that
the peak current seen in the figure is
IM,peak =
D10TSVM,10
LM
. (3.20)
The average value of the triangular waveform shown in Figure 3.3 is
IM =
1
2TS
IM,peakTS. (3.21)
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Substituting (3.20) into (3.21) gives the second condition at the edge of CCM and DCM,
shown below.
IM =
D10TSVM,10
2LM
. (3.22)
From (3.19) and (3.22), the converter is operating in DCM if
VM,01 ≥ D10
1−D10VM,10 and IM ≤
D10TSVM,10
2LM
. (3.23)
3.3 Simulation Results
The averaged state-space model was simulated in MATLAB. An equivalent circuit netlist
was simulated in LTspice (i.e., a flyback converter with no snubber circuit, LP , and LS).
In the LTspice netlist, the NMOS and diode were modeled as ideal switches with finite,
non-zero on and off-resistances. Every switching period, TS, the average values for IM and
VOUT were calculated. The results for the MATLAB and LTspice simulations are shown in
Figures 3.4 and 3.5. The averaged state-space model, simulated in MATLAB, matches the
calculated average values from LTspice. The transition from CCM to DCM, at the elbow
just before 1 ms in Figure 3.4, is at the same instance for both simulations.
3.3.1 Integration Method Considerations
For SPICE-type simulators, the choice of integration method can impact the accuracy and
speed of the simulation. Common implicit methods are Backward Euler (BE), Gear and
Runge-Kutta-Fehlberg (RKF45). It is possible to use these integration methods with state-
space models as well. For example, for an LTI system x˙ = Ax +Bu, the BE integration
used to calculate the next time step is given below.
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x˙ ≈ x(t+ h)− x(h)
h
(3.24)
h [Ax(t+ h) +Bu] ≈ x(t+ h)− x(t) (3.25)
x(t+ h) ≈ [I −Ah]−1 [x(t) + hBu] . (3.26)
This approximation is valid as long as the time step h is sufficiently small. However, for
the state-space representation, it is possible to derive an integration method that is not
restricted by the size of the time step. For an LTI system, the exact continuous solution is
shown below [37].
x(t) = eAtx(0) +
∫ t
0
dτ · eA(t−τ)Bu. (3.27)
(3.27) can be rewritten to solve from x(t) to x(t+ h),
x(t+ h) = eAhx(t) +
∫ h
0
dτ · eAτBu. (3.28)
If u is a constant DC source, (3.28) can be further simplified to
x(t+ h) = eAhx(t) +A−1
[
eAh − I]Bu. (3.29)
The integration method given in (3.29) is referred to as the matrix exponential method
(MEM) and it is valid for all values of h for a linear time-invariant system. A comparison
between the two integration methods is shown in Figure 3.6. For the time step h = 20 µs
both BE and MEM yield the same results. However, if the time step is relaxed to h = 2 ms,
the results for BE deviate from the true solution while the MEM results are still accurate.
3.4 Effect of Snubber Circuit
The goal for the state-space averaging method in this section is to be able to predict the
dynamic turn-on behavior of a real world flyback converter design. A more computationally
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expensive circuit netlist that included nonlinear NMOS and diode models, parasitics and a
snubber circuit was used to simulate the flyback converter’s turn-on time TON (measured
from 10% to 90% of the nominal output voltage VOUT = 3.5 kV). An example flyback con-
verter with a snubber circuit is shown in Figure 3.7. The snubber circuit is comprised of
RSNUB and CSNUB. The functional relationship between DS and TON represented by the
black dots in Figure 3.8 is affected by the snubber circuit, which is not modeled by the
reduced-order averaged state-space model. The snubber circuit can cause oscillations in IM
due to resonance between CSNUB and LM in the D00TS subinterval that follows the D01TS
subinterval. This oscillation can be seen in the example waveform in Figure 3.9. In the
figure, three hypothetical values for D00TS — which is the time between when IM goes to
zero and the NMOS is turned on — are shown (differentiated by the colors blue, purple and
red).
The blue line in Figure 3.9 represents what might happen if the NMOS is turned on when
IM is less than zero, or in a “valley.” If this were to happen, the flyback converter would
have to first overcome a deficit of energy in LM before useful energy (i.e., energy that can
be transferred to the output capacitor) can be put into the magnetic core. IM needs to
return to zero because only positive current can be used to charge the output capacitor as
the diode will block negative current. The black dotted line between the two blue lines in
Figure 3.9 shows the hypothetical IM waveform if the NMOS had been turned on at that
instance. Note that when the NMOS is on, there is a DC voltage across LM , which is why
the dotted black line increases linearly. The deficit effectively reduces the applied duty cycle,
DS, because during DSTS, time has to be spent recovering to IM = 0. The effective duty
cycle D10 can be written as
D10 = DS + ∆DS. (3.30)
For the blue hypothetical D00TS subinterval in Figure 3.9, the energy deficit causes
∆DS < 0. Similarly, for the hypothetical D00TS defined between the black and purple dashed
lines in Figure 3.9, when the NMOS turns on, there is a surplus of energy in LM because
IM is at a “peak” in its oscillation. In this case, as soon as the NMOS is on, there is useful
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energy in the magnetic core. Because of this surplus, there is an effective increase in duty
cycle, ∆DS > 0. Finally, if the NMOS turns on at an instance when IM = 0, then there is
neither a surplus nor deficit of energy. Therefore, there is no change in effective duty cycle
because ∆DS = 0.
In order to find an expression for ∆DS, first simplify the flyback converter in Figure 3.7.
During D00TS, IS = 0, and all the oscillation seen in Figure 3.9 is on the primary side of
the transformer. Additionally, since commutation is not being considered for the averaged
model, LP = 0. If CSNUB  CIN , then the whole primary side can be approximated as a
series RLC circuit with R ≈ RSNUB +RP + (RV S||RCIN), C ≈ CSNUB and L = LM . If the
converter enters the D00TS subinterval at t = 0, then IM at t = D00TS is given as
IM(D00TS) ≈ VSNUB(0)
√
C
L
· e− R2LD00TS sin (ωdD00TS) (3.31)
where
ωd =
√
1
LC
+
R2
4L2
. (3.32)
The factor of VSNUB(0)
√
C/L in (3.31) comes from recognizing that IM(0) = 0. The initial
energy in this system is 1
2
CV 2SNUB(0) =
1
2
LI2M,max, where IM,max is the current when all energy
is transferred to the magnetic core inductance. Therefore, IM,max = VSNUB(0)
√
C/L. With
the reduced-order averaged model, the value for VSNUB(0) is not computed in the state
vector. However, by recognizing that during the subinterval D01TS, IP = 0 and the voltage
across LM is VM,01 from (3.18), it must be the case that VSNUB(0) = VM,01. Once the NMOS
is on, the voltage across the inductor LM is VM,10 from (3.17), and the current through IM
will begin to increase linearly. Therefore, from VM = LM I˙M , an expression for ∆DS can be
found in terms of VM,01 and VM,10 as
VM,10 = LM
IM(D00TS)
∆DS · TS → ∆DS =
VM,01LM
VM,10TS
·
√
C
L
· e− R2LD00TS sin (ωdD00TS) . (3.33)
The sin(ωdD00TS) term in (3.33) affects the functional relationship between DS and TON .
Increasing DS results in D00 decreasing. When D00 decreases, ∆DS may either increase or
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decrease because of its sinusoidal dependence on D00. If ∆DS decreases when DS increases,
then the effective duty cycle D10 in (3.30) will increase by a much smaller amount than DS
and, consequently, there will be little change in TON . This assertion is supported by the
LTspice simulation results plotted in Figure 3.8 where it can be seen that for DS between
40% and 65%, the turn-on time of the converter is almost constant. Similarly, if ∆DS
increases when DS increases, then D10 will also increase, resulting in a decreased turn-on
time. This can be seen for DS between 25% and 35% in Figure 3.8.
Equations (3.30) and (3.33) were implemented in MATLAB with the averaged model. The
MATLAB code steps through values within 0.1 ≤ DS ≤ 0.9 and measures the turn-on time
(measured from 10% to 90% of the nominal output voltage VOUT = 3.5 kV). The simulated
results in MATLAB were compared to the turn-on time of the expensive circuit netlist. The
results from each are shown in Figure 3.8. The error between the two simulated turn-on
times is calculated as
error =
√√√√ 1
S
∑
DS
[
T SSON(DS)− TCIRON (DS)
TCIRON (DS)
]2
(3.34)
where T SSON is the turn-on time calculated with the averaging method, T
CIR
ON is the turn-on
time calculted with the expensive netlist, and S is the number of samples taken within
0.1 ≤ DS ≤ 0.9. The results, shown in Figure 3.8, indicate that by including the ∆DS
correction, the MATLAB simulations yield a plot of TON vs. DS that is qualitatively similar
to that obtained from LTspice simulation of the expensive netlist. However, the average
error is large, 25.4%. The large error between the two models is attributed to the fact that
the expensive circuit netlist uses realistic, nonlinear models for the NMOS and the diode.
Instead of adding more elements and parameters to the averaging model, this work fitted
the current version of the averaged state-space model to the expensive netlist by applying
machine learning and optimization techniques, detailed in Section 3.5.
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3.5 Model Fitting
In this section, the parameters of the averaged state-space model will be optimized so that
the dynamic turn-on behavior of the averaged model fits that of the expensive circuit netlist.
The goal is to have an averaged state-space model that can accurately predict the turn-on
time TON for a range of duty cycles DS. The averaged model can then be used in system-level
simulation in lieu of the more expensive netlist as a means of speeding up the verification
process for system designers.
3.5.1 Elementary Effects Analysis
Before any optimization routine is used on the averaged state-space model, it is useful to
first analyze how changing certain parameters affects the turn-on time of the converter. By
identifying which features have the strongest effect on the turn-on time, the optimization
routine can be set to focus on a smaller feature set of only the most significant parameters.
For this work, the Elementary Effects method [19, 20] was used to perform the sensitivity
analysis.
Algorithm 1 presents an overview of the Elementary Effects method, and an explanation
of the process is given here. Ω is the parameter space and in this case it is comprised
of normalized values for the resistances, inductances and capacitances as well as for the
parameters TS, n, DS, and VS. Each parameter is defined by a range of possible values
which are mapped between 0 and 1 in Ω. For example, if the possible values for RP range
from 95 mΩ to 105 mΩ, then RP will be mapped to some 0 ≤ ωj ≤ 1 in Ω with ωj = 0
corresponding to RP = 95 mΩ and ωj = 1 corresponding to RP = 105 mΩ. The size of the
parameter space Ω is N . Ω has the form
Ω =

ω1
ω2
...
ωN
 . (3.35)
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The Elementary Effects method first starts by discretizing each element of Ω into p levels.
For this work, p = 100; however, it was found that the results did not vary significantly for
different values of p ≥ 10. The method will randomly select an initial value for Ω, called
Ω0, and will measure the turn-on time, TON(Ω0). Then the algorithm will change the first
parameter in Ω, ω1, by an amount ∆ =
p
2(p−1) . The algorithm will then compute T
′
ON for
the new Ω. The relative difference between T ′ON and TON is saved as Eij and TON will be
set to T ′ON . The algorithm will repeat this action for every parameter. In other words, it
will “walk” through every parameter in Ω for j = 1 : N , setting
Ω← Ω + ∆ · ej (3.36)
with
ej =

0
0
...
1
...
0

(3.37)
where ej is a column vector full of zeros except for a 1 in the jth row. Once the algorithm
has stepped through every parameter in Ω, it will select a new random Ω0 and perform the
“walk” again. In total, the algorithm will perform r walks. In [19, 20], it is recommended
that r ≈ 10. However, in this work, that algorithm was allowed to repeatedly walk until the
values for µj and σj converged. It typically took r on the order of 100 before convergence
was reached.
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Algorithm 1 Elementary Effects Method
1: ∆← p / 2(p− 1)
2: for i=1:r do
3: Ω← Ω0
4: Ton ← fss (Ω)
5: for j=1:N do
6: Ω← Ω + ∆ · ej
7: T ′on ← fss (Ω)
8: Eij ← (T ′on − Ton) / ∆
9: Ton ← T ′on
10: for j=1:N do
11: µj ← 1r
∑r
i=1 |Eij|
12: σj ←
√
1
r
∑r
i=1 (|Eij| − µj)2
A simple example of a “walk” in a 2-dimension parameter space with ω1 and ω2 is shown in
Figure 3.10. In this case, the algorithm starts the first walk at Ωi=1. It computes Ωi=1(TON)
and then “walks” to Ωi=1j=1 and computes the Ω
i=1
j=1(TON). The relative difference between the
two turn-on times is saved as E11 and the algorithm “walks” to Ω
i=1
j=2. Again, the algorithm
measures the relative change in turn-on time. The process then repeats starting at Ωi=2.
Once all the “walks” are complete, the mean and standard deviation for Eij will be
computed and used as a measure of the significance of a parameter on the turn-on time.
The higher the mean, the more significant the effect. A large standard deviation indicates
either that the effect of the feature is nonlinear or that the feature interacts strongly with
other features to influence the output.
The Elementary Effects analysis for the averaged state-space model is shown in Figure 3.11.
The most significant parameters for TON were VS and DS. Despite this, these parameters
will not be used to fit the model because they are inputs to the converter. Instead, the
parameters CL and RP will be chosen. LM is not chosen because it was found in practice
that LM and CL had very similar effects on TON . Additionally, CSNUB and RSNUB were
chosen as they were the next two significant parameters following RP . Those two parameters
are important because they change the “oscillation” seen on the TON vs DS plot.
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3.5.2 Model Fitting with Bayesian Inference
A Bayesian inference routine [21], implemented in MATLAB with the Surrogate Modeling
Toolbox (SUMO), was used to optimize the fit between the averaged state-space model and
the expensive circuit netlist. A block diagram of the routine is shown in Figure 3.12.
Model fitting using Bayesian inference works by creating surrogate models of the cost
function. In this work, the cost function is the error, defined in (3.34), and it is modeled as a
Gaussian process. At every iteration the turn-on time from the netlisted circuit is compared
with the turn-on time from the averaged state-space model. The error between the two
is sent to SUMO, which takes the prior surrogate model of the error and creates a new
posterior surrogate model using all available data of the error. The new surrogate model is
then passed to the acquisition function in Figure 3.12. The acquisition function defines how
the next values of Ω are chosen. For this work, probability of improvement was used as the
acquisition function. With this acquisition function, SUMO searches the posterior model to
find where the minimum in the error is most likely to be. The corresponding values of Ω
at that minimum error, labeled as Ω+ in the figure, are then used to calculate a new TON .
This routine will repeat until SUMO is confident it has found a minimum.
The parameters CL, RP , CSNUB and RSNUB were fitted using the aforementioned Bayesian
routine. The fitted parameters are shown in Table 3.1. The results of the model fitting are
shown in Figure 3.13. The Bayesian Inference routine took 19.2 hours with 655 iterations on
an Intel Xeon E5-1660 and the error was reduced from 25.4% to 2.0% for 0.2 ≤ DS ≤ 0.6.
Even though the optimization routine took a considerable amount of time, it only needs to be
done once. The resulting model can be repeatedly used for simulation. Different acquisition
functions may yield faster optimization results compared to the probability of improvement
function used in this work.
3.6 Limitations of Averaging Methods
Due to assumptions made during the averaging process, SSA models yield similar results to
detailed models if the eigenvalues associated with A are much smaller than the switching
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frequency fS =
1
TS
[18]. A mathematical argument for this bound on the eigenvalues is given
as follows.
Consider a simple DC-DC converter with two possible configurations
x˙ =
A1x+B1u D1TSA2x+B2u D2TS (3.38)
with D1 +D2 = 1. Given a time t = nTS where n is an integer value, for one switching
period the exact solution is given as
x(t+TS) = e
(A1D1+A2D2)TSx(t)+ eA2D2TSA−11
[
eA1D1TS − I]B1u+A−12 [eA2D2TS − I]B2u.
(3.39)
By applying the 1st-order Taylor expansion of the matrix exponential eATS ≈ I +ATS,
(3.39) reduces down to
x(t+ TS) ≈ [I +A1D1TS +A2D2TS]x(t) + TS [B1D1 +B2D2]u. (3.40)
If A = A1D1 +A2D2 and B = B1D1 +B2D2, (3.40) can be rewritten as
x(t+ TS) ≈
[
I +ATS
]
x(t) + TSBu. (3.41)
Similarly, the solution to the averaged system x˙ = Ax+Bu can be found as
x(t+ TS) = e
ATSx(t) +A
−1 [
eATS − I
]
Bu. (3.42)
Applying the 1st-order Taylor expansion of the matrix exponential to (3.42) yields
x(t+ TS) ≈
[
I +ATS
]
x(t) + TSBu. (3.43)
Because (3.41) and (3.43) have equivalent forms, the predicted behavior of the averaged
model is a 1st-order approximation of the real model’s behavior. While it was useful to
assume t = nTS and h = TS to demonstrate the equivalence between (3.41) and (3.43), in
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simulation the time step does not need to be equivalent to the switching period because
the averaged model is continuous. Instead, the time step will be restricted by the choice of
integration method and, if necessary, the linearization of the nonlinear averaged system.
To determine when the 1st-order approximation of the matrix exponential is valid, consider
an eigenvector v of A such that Av = λvv. The 2nd-order Taylor expansion of e
ATSv is
eATSv ≈ v +ATSv + 1
2
(
ATS
)2
v. (3.44)
In order for the 1st-order Taylor expansion of the matrix exponential to be valid, the 2nd-
order term must be negligible relative to the 1st. This can be expressed by
∣∣∣∣∣∣∣∣12 (ATS)2 v
∣∣∣∣∣∣∣∣
2
 ∣∣∣∣ATSv∣∣∣∣2 . (3.45)
The inequality between the L2 norms of the 1st and 2nd-order terms in (3.45) can be sim-
plified with the following steps.
T 2S
2
∣∣∣∣∣∣A2v∣∣∣∣∣∣
2
 TS
∣∣∣∣Av∣∣∣∣
2
(3.46)
T 2S
2
|λv|2 · ||v||2  TS |λv| · ||v||2 . (3.47)
If ||v||2 6= 0, (3.47) becomes
|λv|  2fS. (3.48)
The inequality in (3.48) must be true for all eigenvalues of A. Therefore, it is sufficient to
say that SSA models are valid as long as the magnitude of every eigenvalue of A is much
smaller than the switching frequency fS.
When parasitic resistances, inductances and capacitances are added to the averaged model,
the inequality in (3.48) can easily become false. That is to say, parasitic elements can add
eigenvalues to the system that are much larger than the switching frequency. This results in
an invalid SSA model. Prior works have sought to address this issue by adding correction
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factors to the averaged model [41, 42, 43]. A corrected SSA model has the form
Mx˙ = AMx+Bu (3.49)
where M is a diagonal matrix of correction factors. In steady-state, x˙ = 0. An expression
for Mx in steady-state can then be found from (3.49) as
Mx = −A−1Bu. (3.50)
In [43], a detailed PWL converter model was simulated out to steady-state. The average
of the simulated waveform was computed for a variety of duty cycles. With this averaged
information, [43] was able to compute the diagonal elements of M with the expression
Mjj =
[Mx]j
xj
(3.51)
where [Mx]j and xj are the jth elements of Mx and x, respectively, computed from the
detailed PWL simulation, respectively. By using this method, [43] was able to create an
accurate large-signal SSA model for a flyback converter that included parasitics and snubber
circuitry.
3.7 Figures and Tables
Table 3.1: Table of the parameter values before and after the Bayesian fitting routine. The
drastic change in CSNUB and RSNUB is likely due to the realistic model for the NMOS,
which has nonlinear capacitance models for the drain-source and drain-gate capacitances.
The capacitance attributed to the NMOS was significantly greater than CSNUB, nullifying
the effect of the snubber circuit.
CL 1 µF→ 0.77 µF
CSNUB 10 nF → 58.7 nF
RP 100 mΩ→ 46.6 mΩ
RSNUB 10 Ω→ 0.22 Ω
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Figure 3.1: Circuit representation of reduced-order flyback converter. The NMOS and
diode components are modeled by their equivalent resistances RSW and RD, respectively.
State variables VCIN , IM and VCOUT have been marked in red as well as the output voltage
VOUT .
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Figure 3.2: Sample waveform of magnetic core inductance current, IM , for flyback
converter in DCM. Peak current is marked with a red line.
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Figure 3.3: Sample waveform showing what IM looks like when the converter is at the edge
between CCM and DCM.
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Figure 3.4: LTspice and MATLAB simulation results for the average value of IM as a
function of time. The elbow at just before 1 ms is the instance the converter transitions
from CCM to DCM.
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Figure 3.5: LTspice and MATLAB simulation results for the average value of VOUT as a
function of time. The knee seen very early on in the output’s dynamic behavior is the
instance the converter transitions from CCM to DCM.
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Figure 3.6: MATLAB simulation results for the averaged state-space model for integration
methods with different time steps. At small time steps, both BE and MEM give the same
transient result. However, when the time step is increased to 2 ms, BE deviates from the
true waveform while MEM does not.
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Figure 3.7: Circuit representation of reduced-order flyback converter with snubber circuit.
The snubber circuit is comprised of RSNUB and CSNUB. The NMOS and diode components
are modeled by their equivalent resistances RSW and RD, respectively. State variables
VCIN , IM and VCOUT have been marked in red as well as the output voltage VOUT .
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Figure 3.8: Plot showing comparison for TON between the expensive LTspice circuit netlist
(black dots) and the averaged state-space model with the ∆DS correction simulated in
MATLAB (blue line). The error is defined in (3.34). The results shown here are for the
state-space model before it has been fitted to the expensive netlist. The curviness of the
TON vs. DS is due to the resonance between CSNUB and LM .
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Figure 3.9: Sample waveform showing the oscillation after D01TS caused by resonance
between CSNUB and LM . Hypothetical values for D00 are shown by the color lines. If the
NMOS turns on while IM is at a peak or valley in its oscillation, a ∆DS factor can be
computed. This factor modulates D10 by D10 = DS + ∆DS.
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Figure 3.10: Plot showing a sample walk for a simple 2D Elementary Effects analysis.
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Figure 3.11: Elementary Effects sensitivity analysis results for the averaged state-space
model. A larger µ signifies that the parameter has a stronger effect on TON .
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Figure 3.12: Block diagram of the Bayesian inference routine used to fit the averaged
state-space model to the more expensive circuit netlist.
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Figure 3.13: Plot showing comparison for TON between the expensive LTspice circuit
netlist (black dots) and the averaged state-space model with the ∆DS correction simulated
in MATLAB (blue line). The error is defined in (3.34). The results shown here are for the
state-space model after it has been fitted to the expensive netlist.
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CHAPTER 4
DECOMPOSITION METHOD FOR
EVENT-DETECTION STATE VECTOR
SIMULATION
For many SMPS designs, the switching period is several orders of magnitude smaller than the
time constants associated with the system. Consequently, it is computationally inefficient
to use SPICE-type simulators to analyze the dynamic behavior of SMPS, as that would
require simulating a very large number of time steps. In order to reduce simulation time,
prior works have adopted the use of PWL models for the nonlinear devices in their SMPS
[12]. As support for this approach, Figure 4.1 shows that simulation using PWL models
well replicates the measured behavior of a SMPS. As an additional check, the nonlinear
models in the expensive netlist from Chapter 3 were replaced with PWL models in LTspice
and the simluations were repeated. The predicted turn-on times obtained from LTspice
simulations using either nonlinear or PWL models are compared in Figure 4.2. By adopting
PWL models rather than averaged models, the functional behavior between DS and TON is
captured without needing to add the correction factor ∆DS. Using the same PWL models,
other works adopt a state-space representation of the SMPS [22, 23, 24, 25, 26]. These works
create large-signal models by switching between different PWL state-space representations
of the SMPS, depending on which switches and diodes are currently conducting.
In this chapter, a decomposition method is used for state vector simulation of SMPS with
PWL state-space models. Using this method, SMPS behavior is quickly and accurately
predicted in transient simulation. The results are compared to results from the same device
simulated in LTspice and standalone PLECS. The method is demonstrated on three devices:
a flyback, boost and AC-DC converter. The state equations for each of these devices can be
found in Appendix C. Circuit representations of the three converters can be seen in Figures
4.3-4.5.
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4.1 Piecewise Linear State-Space Models
For event-detection state vector simulation, PWL models are commonly used. At any in-
stance in time, a SMPS can be represented as an LTI system of the form shown below.
x˙ = Ax+Bu (4.1)
y = Cx+Du. (4.2)
For a DC-DC converter, the input vector u contains all voltage and current sources within
the system. Depending on the current state (on or off) of the diodes and switches within
the SMPS, a different set of A, B, C and D matrices can be used to represent the system.
For example, for the flyback converter shown in Figure 4.3, the resistance of the NMOS can
be represented by a PWL model defined below.
RSW =
RDS NMOS TriodeHigh Z NMOS Off . (4.3)
In (4.3), RDS is the equivalent on-resistance of the NMOS when it is in triode and “High
Z” is the high impedance value of the NMOS when it is off. A similar PWL model can be
used for the diode in the flyback converter. Using PWL models for the NMOS and diode,
the flyback converter can be modeled using the set of four linear expressions given below.
x˙ =

A00x+B00u NMOS Off, Diode Off
A01x+B01u NMOS Off, Diode On
A10x+B10u NMOS Triode, Diode Off
A11x+B11u NMOS Triode, Diode On
. (4.4)
For the PWL state-space model in (4.4), each linear expression corresponds to one of the
possible combinations of states for the NMOS (triode or off) and diode (on or off). Similarly,
PWL state-space models can also be found for the boost and the AC-DC converter shown in
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Figures 4.4 and 4.5, respectively. Expressions used to compute the state and input matrices
for each converter can be found in Appendix C.
4.2 Matrix Exponential Computation
For the linear time-invariant system shown in (4.1), the solution for the state vector x can
be found as
x (t+ h) = eAhx (t) +A−1
[
eAh − I]Bu (4.5)
where x (t+ h) is the next value of the state vector, x (t) is the current value of the state
vector, and h is the time step [37]. The matrix exponential in (4.5) is defined as
eAh ≡
∞∑
k=0
(Ah)k
k!
. (4.6)
The expression shown in (4.6) is not used to compute the matrix exponential. Instead,
numerical solvers use a scaling and squaring method with a [m/m] Pade´ approximant [27,
28, 29], where m is the order of the two Taylor expansions within the approximant. For the
matrix exponential in (4.6), the approximant with scaling and squaring is given as
eAh ≈

[
m∑
k=0
(Ah)k
(2s+ 1)k k!
][
m∑
k=0
(−Ah)k
(2s+ 1)k k!
]−1
2s
. (4.7)
While the expression in (4.7) has been demonstrated to be a very accurate approximation of
the matrix exponential, it is too computationally expensive for transient simulation. Because
the value of h is variable, the computation in (4.7) requires matrix inversion, multiplication
and squaring at every time point in the simulation. In this work, two approaches to speed
up the computation of the matrix exponential were implemented in MATLAB. The speedup
obtained from each of the two methods is shown in Table 4.1, and the methods are described
below.
The first approach was to use the scaling and squaring method with a single Taylor
51
expansion rather than a Pade´ approximant, yielding the expression
eAh ≈
{
m∑
k=0
(Ah)k
(2s)kk!
}2s
. (4.8)
By not having to invert a matrix at every time point, the expression in (4.8) decreases the
computation time, but the effect is not large (only about a 60% reduction, as seen in Table
4.1).
For simulating SMPS, a better approach for computing the matrix exponential starts by
decomposing the state matrix A as
A = V ΛV −1 (4.9)
where V is a matrix containing the eigenvectors of A and Λ is a diagonal matrix of the
eigenvalues of A. (4.9) is referred to as the eigenvalue decomposition of A. From [27], the
matrix exponential can be computed from the decomposition as
eAh = V eΛhV −1. (4.10)
A proof of the equality shown in (4.10) is shown in Appendix D. The matrix exponential
eΛh has the form
eΛh =

eλ1h 0 · · · 0
0 eλ2h · · · 0
...
...
. . .
...
0 0 · · · eλph
 . (4.11)
In (4.11), p is the dimension of Λ and λi are the diagonal elements of Λ [27]. In theory,
the expression presented in (4.11) is exact; however, in practice, numerical errors are still
introduced from the decomposition of A and the inversion of V . The decomposition of A is
computationally intensive, but it only needs to be done once since A does not change. The
matrices V , Λ and V −1 can be precomputed and reused at every time step. Computing eΛh
is very efficient because it requires no matrix multiplication or inversion, as demonstrated
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in (4.11). By using the decomposition method, a 24× increase in computation speed can be
achieved over MATLAB’s built-in matrix exponential function, as seen in Table 4.1.
4.2.1 Non-Diagonalizable State Matrix
The eigenvalue decomposition method shown in (4.9) is valid only if the state matrix A
is diagonalizable. In order for the state matrix to be diagonalizable, it must not have any
repeated eigenvalues. Many SMPS can have one or more repeated eigenvalues, causing the
state matrix to become non-diagonalizable. In this case, a different method must be used to
decompose the matrix A.
One potential method for decomposition uses the Jordan normal form [37, 44]. With the
Jordan normal form, the state matrix is decomposed into a nearly diagonal form with only a
few nonzero off-diagonal elements. A systematic way to compute the matrix exponential of
a Jordan matrix exists [37]. Despite this, the Jordan normal form is not useful for numerical
computation. It is not a continuous function of the state matrix elements [44]. As a result,
it is very sensitive to numerical error [37, 45] and cannot be computed reliably.
A more practical decomposition approach for non-diagonalizable systems is the Schur
block form [44, 45, 46, 47], which is given as
A = QSQ−1. (4.12)
In (4.12), Q is a change of basis matrix that transforms A, and S is an upper triangular
matrix of the form
S =

λ1 s12 0 · · · 0
0 λ2 s23 · · · 0
0 0 λ3 · · · 0
...
...
...
. . .
...
0 0 0 · · · λp

(4.13)
where sij are the off-diagonal elements of S. Every matrix can be transformed into a
triangular form. Similar to (4.10), the matrix exponential can be computed from (4.12) with
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eAh = QeShQ−1. (4.14)
Parlett’s method [45, 46, 47] can be used to compute eSh in (4.14). This method takes
advantage of the upper triangular nature of S in order to compute the matrix exponential.
The matrix exponential eSh will have the form
eSh =

eλ1h g12 0 · · · 0
0 eλ2h g23 · · · 0
0 0 eλ3h · · · 0
...
...
...
. . .
...
0 0 0 · · · eλph

. (4.15)
In (4.15), gij are the off-diagonal elements of e
Sh and they can be computed using Parlett’s
method,
gij = sij · e
λih − eλjh
λi − λj . (4.16)
From (4.16), it is shown that any element in eSh can be calculated so long as the elements to
the left and below it are known. Therefore, starting with the computation of eλ1h and eλ2h in
(4.15), every off-diagonal element of eSh can be computed with (4.16). Since gij in (4.16) is
undefined for λi = λj, repeated eigenvalues must not be placed adjacent to each other along
the diagonal of S during the decomposition into Schur block form. Computing the matrix
exponential using the Schur block form was tested in MATLAB and the results are shown
in Table 4.1. Since the off-diagonal elements need to be computed in (4.15), the Schur
block form required about twice as much time on average as compared to the eigenvalue
decomposition method; however, both methods still outperformed the Pade´ approximant
method used by MATLAB.
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4.3 Updating Switching Instances
The large-signal behavior of a SMPS can be represented as a sequence of PWL state-space
models. Each representation consists of a corresponding set of A, B, C and D matrices in
(4.1) and (4.2). For every time step, state vector simulators, such as PLECS and SIMPLIS,
will use a valid model that represents the current state of the diodes and switches within the
SMPS. When the simulator detects that the model is no longer valid (e.g., a diode becomes
reverse biased), the solver will reduce the time step in order to determine the instance of
the switching event with enough accuracy. It will then update the model and proceed with
simulation. This event-detection method restricts the time step and increases computation
time.
If, instead, the switching instances within a given period are predicted from the switching
instances for the previous period, an approach which is compatible with the decomposition
method, the solver will not need to restrict the time step. This is possible for SMPS because
their switching behavior does not change significantly from period to period; for example,
the amount of time a diode stays on within the current switching period is similar to how
long it stayed on in the last period. The voltage across a diode can be written as
yD(t) = CDx(t) +DDu (4.17)
where CD and DD map the state and input vectors, respectively, onto the diode voltage yD.
A function that describes the switching condition of the diode can be written as
fD = yD(t)− VON (4.18)
where VON is the on-voltage of the diode. In order to determine when the diode switches,
the simulator needs to find the root of the function in (4.18). Specifically, substituting (4.17)
into (4.18), the simulator must solve
fD = 0 = CDx (t+ tD) +DDu− VON (4.19)
where tD is the time interval from the current time point t to the instance at which the diode
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switches. By using (4.5) and (4.10), (4.19) becomes
0 = CD
{
V eΛtDV −1
[
x (t) +A−1Bu
]−A−1Bu}+DDu− VON . (4.20)
One approach to solving (4.20) with an initial guess is to approximate the matrix expo-
nential with the 2nd-order Taylor expansion
eΛtD ≈ eΛt0
[
I + Λ (tD − t0) + Λ
2
2
(tD − t0)2
]
(4.21)
where t0 is the previously computed value of tD. By substituting (4.21) into (4.20), a
quadratic expression for tD can be found
αt2D + βtD + δ = 0 (4.22)
with the expressions for α, β and δ shown below.
α =
1
2
CDV e
Λt0Λ2V −1
[
x+A−1Bu
]
(4.23)
β = CDV e
Λt0
[
Λ−Λ2t0
]
V −1
[
x+A−1Bu
]
(4.24)
δ = CD
{
V eΛt0
[
Λ2
2
t20 −Λt0 + I
]
V −1
[
x+A−1Bu
]−A−1Bu}+DDu− VON . (4.25)
The value of tD can then be solved for iteratively using the quadratic formula by substituting
a previously computed value of tD for t0 in (4.23), (4.24) and (4.25):
tD ← −β ±
√
β2 − 4αδ
2α
∣∣∣∣∣
t0=tD
. (4.26)
Care must be taken when using (4.26) to update tD. At every iteration, the smallest valued
positive root should be chosen. If no such solution exists (e.g., if the roots are complex),
this method cannot be used.
While the method in (4.26) proved to be quick and reliable for simulating the 6th-order
flyback converter, it was often unreliable when simulating the more complicated 23rd-order
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boost converter. Due to the increased order and stiffness of the 23rd-order system, the
approximation used in (4.21) was no longer sufficiently accurate for the 23rd-order case.
Instead, when simulating the boost converter, the Newton-Raphson method was used to
iteratively solve for tD
tD ← tD − fD ·
(
dfD
dtD
)−1
. (4.27)
The derivative dfD
dtD
in (4.27) is obtained from (4.20),
dfD
dtD
= CDV Λe
ΛtDV −1
[
x(t) +A−1Bu
]
. (4.28)
For both (4.26) and (4.27), the value of tD computed for the previous switching period is
used as the initial guess, enabling the methods to converge quickly. The time step does not
need to be restricted with these methods, and the dynamic behavior of the SMPS can be
simulated more efficiently.
The process of updating the switching instances from previous values can be done for all
switches and diodes in the circuit, e.g., the one switch and two diodes in the boost converter
of Figure 4.4. If (4.26) or (4.27) fail to converge or no initial guess is available, other root-
finding methods, such as secant, Illinois [48] or Zero-in [49], can be used instead. The earliest
switching time (i.e., the instant at which the next device switches) is chosen to be the next
time step h and x(t+ h) can be computed quickly from (4.5), (4.10) and (4.11).
Extra consideration is needed when using Newton-Raphson to predict the next device to
switch as it is possible for the solver to miss a switching instance. Once the solver uses
Newton-Raphson to predict the next switching instance, there is a bounded interval of time
between the current instance t1 and the next switching instance t2. The solver needs to
search between these two time instances to check if there is a switching instance that was
missed by the Newton-Raphson routine. In this work, the time interval was checked by
computing the state vector x at different time points between the two switching instances.
Starting with a time step h = τ
2
(where τ is the smallest time constant in the system), the
solver computes x(t1 + h) and checks if any devices should have switched. The time step
h is then doubled and the state vector is computed again. This process repeats until the
57
solver has checked the entire interval between times t1 and t2. In this work, this method was
sufficient to catch any missed switching instances; however, a more robust method may be
needed for simulating a more advanced SMPS. Using the described method, the majority of
simulation time is spent on updating and checking switching instances. As the number of
switches in the system increases, more time will need to be spent determining if and when
each device switches, negatively impacting the simulation time; however, simulation time
will also increase for LTspice, PLECS and SIMPLIS as the number of switches increases.
4.4 Simulating with the Decomposition Method
The decomposition method outlined in Sections 4.2 and 4.3 was implemented in MATLAB
and used to simulate the turn-on behavior of the 6th-order flyback converter shown in Figure
4.3. The parameter values for the flyback converter are provided in Table 4.2. A netlist of
the same flyback converter was also simulated in LTspice. In the netlist, the NMOS and
diode were modeled as switches with on-resistances and off-resistances, analogous to how
they are represented in the state-space model. Figures 4.6-4.8 show predicted waveforms for
the magnetic core current IM from both LTspice and MATLAB code simulations. Evident
from the figures, the MATLAB code reproduces the LTspice simulation results. A good
model for a flyback converter must be able to predict its behavior in both CCM and DCM.
Figure 4.7 shows that the model presented in this work is able to seamlessly move from CCM
to DCM in transient simulation.
Figure 4.9 shows the predicted dynamic turn-on behavior for the flyback converter in
both the LTspice and MATLAB code simulations. In Figure 4.9, LTspice computed 5,105
time steps while the MATLAB code computed only 150. This plot demonstrates that the
MATLAB code can faithfully reproduce the LTspice circuit simulation with a 97% reduction
in the number of computed time steps.
The decomposition method, implemented in MATLAB, gives more than an order of mag-
nitude reduction in computation time, as shown in Table 4.3. If the MATLAB code were as
optimized as the LTspice simulator, a larger reduction would be achieved, as evident from
the highly reduced number of time steps.
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The decomposition method was also demonstrated on a 23rd-order boost converter, shown
in Figure 4.4. The parameter values for the boost converter are given in Table 4.4. The
switch was driven with a square wave of constant duty cycle DS and switching period TS.
The turn-on behavior of the converter was simulated out to 21 ms (2100 switching cycles).
The same device (using the exact same PWL models for the switch and diodes) was simulated
in LTspice and PLECS. The dynamic behavior of the boost converter from all three solvers
is shown in Figures 4.10 and 4.11. The decomposition method predicts the same behavior as
LTspice and PLECS for the boost converter. Figure 4.12 shows the output voltage waveform
for two switching cycles. In that figure, it can be seen that the decomposition method was
able to compute the same waveform with many fewer time samples compared to LTspice
and PLECS. The average simulation time for each solver is listed in Table 4.5.
The decomposition method greatly reduces the simulation time, as indicated by the results
shown in Table 4.5, for two reasons. First, as discussed in Section 4.3, the decomposition
method can compute switching instances without reducing the time step h. Secondly, the de-
composition method does not need to reduce h as a response to the circuit’s high-frequency
resonances. Whenever the boost converter’s switch opens or closes, high-frequency reso-
nances are excited due to the parasitic inductances and capacitances in the circuit. When
this happens, LTspice and PLECS will reduce the time step in order to maintain accuracy.
The time step h needs to be small enough such that the approximations used by their re-
spective solvers are valid. Unlike LTspice and PLECS, the decomposition method makes no
approximations in the computation of x (t+ h) and does not need to reduce h. These ad-
vantages allow the decomposition method to take much larger time steps in simulation. As a
result, the decomposition method simulates the boost converter several orders of magnitude
quicker than LTspice or PLECS, evidenced by the benchmarks in Table 4.5.
4.4.1 Simulating Control Feedback
In order for an event-detection state vector solver to be of practical use, it must be able
to simulate power converters with control feedback, because SMPS designs commonly use
control feedback to maintain an optimal output. It is possible to implement control feedback
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in simulation with the decomposition method. As an example, a proportional-integral (PI)
control feedback loop, shown in Figure 4.13, is used to maintain the output voltage of the
boost converter in Figure 4.4. The error signal e(t) in Figure 4.13 is defined as
e(t) = VREF − VOUT (t) (4.29)
where VOUT (t) is the output voltage of the boost converter and VREF is the reference voltage.
For this work, the reference voltage was set to 55 V. The duty cycle DS in Figure 4.13 is
maintained below 48% in order to prevent instability.
By treating the set-reset (SR) latch in Figure 4.13 as a switch, it is straightforward to
incorporate the PI feedback into the state vector simulation, making use of the method for
updating switching instances outlined in Section 4.3. The SR latch is set every switching
period by the clock signal ΦTS and is reset when the control signal q(t) exceeds the reference
sawtooth waveform SAW (t). If q(t) already exceeds SAW (t) at the beginning of the switching
period, then finding that DS = 0 is trivial. However, if q(t) is less than SAW (t), then the
solver must find when q(t) exceeds SAW (t). This can be done with the same Newton-Raphson
method implemented earlier. The solver will need to find the root of the function
fSR = Cqx (t+ tSR) +Dqu− SAW (t+ tSR) (4.30)
where Cq and Dq map the state and input vectors onto the control signal q(t). In (4.30),
tSR is the time at which the SR latch is reset. For the PI feedback used in this work, the
sawtooth waveform was bounded between 0 V and 1 V. For one switching cycle, it can be
described with
SAW (t) = 1− t− t0
TS
(4.31)
where t0 is the start of the current switching cycle and TS is the switching period.
dfSR
dtSR
is
then found from (4.30) and (4.31) as
dfSR
dtSR
= CqV Λe
ΛtSRV −1
[
x(t) +A−1Bu
]
+
1
TS
(4.32)
60
and the same iterative method shown in (4.27) can be used to solve for tSR with (4.30) and
(4.31). Once tSR is known, the duty cycle DS can be easily found by
DS = min
(
tSR − t0
TS
, 0.48
)
. (4.33)
By modeling the control feedback with the function in (4.30), the solver will compute DS for
the current switching cycle, given a value of TS. The switching period TS for the current cycle
does not need to be the same as the previous value for TS. With this method, converters
that operate at variable frequencies can be simulated (e.g., an SMPS that uses a variable
frequency to spread the switching electromagnetic interference over a wider spectrum).
Using the decomposition method, the boost converter shown in Figure 4.4 was simulated
out to 21 ms (2100 switching cycles) with the PI control feedback loop shown in Figure
4.13. The parameter values are given in Table 4.6. The addition of the two capacitors in
the PI feedback makes the converter a 25th-order system. The same system was simulated
using LTspice and PLECS. The boost converter’s response to a disturbance in RBAT (defined
in Figure 4.4) is shown in Figures 4.14 and 4.15. LTspice, PLECS and the decomposition
method all predict the same behavior for the boost converter with PI feedback control. The
total simulation time for each solver is shown in Table 4.7. While implementing the feedback
with the boost converter did increase computation time, the decomposition method is still
several orders of magnitude quicker than LTspice or PLECS.
4.4.2 Simulating AC Sources
The input to a DC-DC switched-mode power supply can be a rectified and filtered AC
signal. Therefore, it is desirable that the event-detection state vector solver be able to
simulate power converters with AC sources. Although the methods outlined in Sections 4.2
and 4.3 assume only DC sources are being used in simulation, they easily can be modified
to be applicable for AC sources as well. Given a set of n AC sources, the AC input vector
is defined as
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uAC(t) =

α1 sin (ω1t+ φ1)
α2 sin (ω2t+ φ2)
...
αn sin (ωnt+ φn)
 . (4.34)
By superposition, the solution for an LTI system in (4.5) can be updated to include AC
sources,
x(t+ h) = eAhx(t) + FDC + FAC . (4.35)
The vector FDC in (4.35) is the contribution to x(t+h) from the DC sources and it is given
by
FDC = A
−1 [eAh − I]BDCuDC (4.36)
where uDC is the input vector containing the DC sources and BDC is the corresponding
input matrix. The vector FAC in (4.35) is the contribution to x(t+ h) from the AC sources
and it is given by
FAC =
∫ t+h
t
dτ · eA·(t+h−τ)BACuAC(τ) (4.37)
where BAC is the input matrix for the AC input vector uAC(t). The convolution integral
in (4.37) has an analytical solution. For example, the element in the ith row of FAC is
computed with
[FAC ]i = −
p∑
j=1
p∑
k=1
n∑
l=1
vijqjkbklIjl (4.38)
where vij are the elements of V , qjk are the elements of V
−1 and bkl are the elements of
BAC . The element Ijl in (4.38) is equivalent to
eλj ·(t+h−τ) [λj sin (ωlτ + φl) + ωl cos (ωlτ + φl)]
λ2j + ω
2
l
∣∣∣∣t+h
τ=t
. (4.39)
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In order to demonstrate the use of AC sources with the decomposition method, the rec-
tifying circuit shown in Figure 4.5 was simulated. The parameter values for the AC-DC
converter are provided in Table 4.8. The AC source labeled VS(t) in Figure 4.5 is defined as
VS(t) =
6∑
k=0
αk sin (ωkt+ φk) . (4.40)
In this work, α0 = 120
√
2 V, ω0 = 120pi
rad
s
and φ0 = 0
◦. For k > 0, αk = 3.6 V,
ωk = 3kω0 and φk = −90◦. The VS waveform is plotted in Figure 4.16. The rectifying
circuit was simulated in LTspice and PLECS as well as by using the decomposition method.
The results for VOUT , defined in Figure 4.5, are shown in Figure 4.17. The three simulators
produce virtually identical output voltage waveforms, indicating that the decomposition
method can be reliably used with AC sources. The total simulation time for each solver
is shown in Table 4.9. The decomposition method still outperforms LTspice, PLECS and
SIMPLIS when simulating sinusoidal sources.
Following a similar method, PWL sources (e.g., triangular, sawtooth and trapezoidal wave-
forms) can be used with the decomposition method. The set of PWL sources is represented
as
uPWL(t) =

m1t+ b1
m2t+ b2
...
mkt+ bk
 (4.41)
where k is the number of PWL sources in the system. The solution for x(t+ h) in (4.35) is
updated with the expression
x(t+ h) = eAhx(t) + FDC + FAC + FPWL. (4.42)
The term FPWL in (4.42) is the contribution to x(t + h) from the PWL sources and it is
given by
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FPWL =
∫ t+h
t
dτ · eA·(t+h−τ)BPWLuPWL(τ) (4.43)
where BPWL is the input matrix for the set of PWL inputs uPWL. The convolution integral
in (4.43) has the analytical solution
FPWL = A
−1 [eAhBPWLuPWL(t)−BPWLuPWL(t+ h)]+A−2 [eAh − I]BPWLu˙PWL
(4.44)
with
u˙PWL =

m1
m2
...
mk
 . (4.45)
While the solution in (4.44) is less computationally intensive than that in (4.38), simulation
time may still be increased because the solver will need to compute an increased amount of
switching instances. Every time a PWL source updates its linear representation, the solver
will need to compute the state vector x at the moment of switching. Therefore, adding a
PWL source as a form of high-frequency noise in the system could significantly increase the
amount of time steps the solver needs to compute, negatively impacting the simulation time.
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4.5 Figures and Tables
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Figure 4.1: Measurement and simulation results for the output voltage of the DC2393A
flyback converter from Linear Technology. The converter was simulated in LTspice with
PWL models.
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Figure 4.2: Flyback converter’s turn-on time TON vs. duty cycle DS using nonlinear and
PWL models in LTspice. The PWL models are able to replicate the same functional
behavior as the nonlinear models without needing the correction factor ∆DS.
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Figure 4.3: Full circuit representation of flyback converter. State variables, VCIN , VSNUB,
IP , IM , IS, and VCOUT , have been marked in red as well as the output voltage, VOUT .
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Figure 4.4: 23rd-order boost converter used for testing the decomposition method. The
converter takes an input from a photovoltaic (PV) panel and steps up the voltage to charge
a battery. Every filter inductor and capacitor is modeled with its parasitics. Additionally,
the switch and diode DF are modeled with their parasitic elements. DP emulates the I-V
characteristic of the PV panel.
Table 4.1: Average time of one matrix exponential computation in MATLAB for the
built-in MATLAB function, Taylor expansion, Schur block form and eigenvalue
decomposition. All methods computed the same eAh for a 23rd-order state matrix and
varying time step h. Note that the built-in MATLAB function uses the summing and
squaring method with a Pade´ approximant, shown in (4.7). Each method was tested 106
times on an i7-5500U at 2.40 GHz.
Built-in MATLAB function, expm
{∑m
k=0
(Ah)k
(2s)kk!
}2s
QeShQ−1 V eΛhV −1
200 µs 85 µs 15.5 µs 8.2 µs
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Figure 4.5: Full-bridge rectifier with an LC filter used to demonstrate the use of the
decomposition method with AC sources. The diodes are modeled as PWL functions. ESR
is included for both the inductor and the capacitor.
Table 4.2: List of parameter values used to simulate the flyback converter. RDS and RD,on
are the on-resistances of the NMOS and diode, respectively. The off-resistances of said
devices were set to 10 MΩ.
VS = 30 V CIN = 10 µF COUT = 1 µF
CSNUB = 10 nF LM = 50 µH LP = 1 µH
LS = 400 µH n = 20 RV S = 1 Ω
RCIN = 10 mΩ RCOUT = 50 mΩ RSNUB = 10 Ω
RC = 10 kΩ RP = 100 mΩ RS = 50 Ω
RDS = 200 mΩ RD,on = 10 Ω RL = 1 MΩ
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Figure 4.6: Comparison of transient results from LTspice and implemented MATLAB code
for the same flyback converter with a switching period, TS = 20 µs, and a constant applied
duty cycle, D = 0.4. Plot shows the dynamic behavior of the converter in CCM where the
non-ideal switching behavior due to commutation is apparent.
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Figure 4.7: Transient simulation waveform comparison between LTspice and implemented
MATLAB code. LTspice cannot relax its time step and needs to compute many more time
points as compared to the implemented MATLAB code. This plot also shows that the
flyback converter’s transition between CCM and DCM is captured with the new approach.
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Figure 4.8: Transient current waveforms at 100 ms for one period from LTspice and
MATLAB code simulations. Converter is in DCM. The turn-on delay of the diode due to
the snubber circuit is apparent, seen by the time between when the NMOS is switched off
and IS begins to increase. The ringing after IM goes to zero is caused by resonance
between the snubber capacitor and the magnetic core inductance.
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Figure 4.9: Flyback converter’s dynamic turn-on behavior from 0 to 0.5 ms, as predicted
by LTspice and MATLAB code simulations. Both simulators predict the same transient
voltage for VOUT (defined in Figure 4.3). LTspice computed 5,105 time steps, whereas the
decomposition method computed only 150.
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Table 4.3: Comparison of total simulation time for same flyback converter in LTspice,
PLECS, SIMPLIS and the implemented MATLAB code. Two versions of the MATLAB
code were tested; one uses the built-in function expm, and the other uses the decomposition
method for the matrix exponential. The flyback converter was simulated out to 100 ms
(5000 switching cycles). Each simulator was run on an i7-5500U at 2.40 GHz.
Simulator LTspice PLECS SIMPLIS
MATLAB
with expm
MATLAB
with
Decomp.
Simulation
Time [s]
8.4 7.3 1.2 3.9 0.068
Time per
Sample [µs]
6.0 41 24 200 3.4
Number of
Samples
Computed
1,400,360 178,969 50,002 20,002 20,002
Table 4.4: List of parameter values used to simulate the boost converter. RDS and RD
represent the on-resistances of the switch and diode, respectively. The off-resistances of
said devices were set to 1 MΩ. VON is the turn-on voltage of the diode DF .
VP = 33 V VON = 0.8 V VBAT = 48 V IP = 8 A
CP = 100 nF CLFI = 2.5 pF CI1 = 10 µF CI2 = 1 µF
CI3 = 0.1 µF CL = 25 pF CDS = 10 nF CD = 1 nF
CO1 = 10 µF CO2 = 1 µF CO3 = 0.1 µF CLFO = 2.5 pF
LFI = 10 µH LCI1 = 10 nH LCI2 = 10 nH LCI3 = 1 nH
L = 1 mH LDS = 10 nH LD = 10 nH LCO1 = 10 nH
LCO2 = 10 nH LCO3 = 1 nH LFO = 10 µH RP = 11/8 Ω
RLFI = 150 mΩ RCI1 = 20 mΩ RCI2 = 20 mΩ RCI3 = 20 mΩ
RL = 150 mΩ RDS = 200 mΩ RD = 50 mΩ RCO1 = 20 mΩ
RCO2 = 20 mΩ RCO3 = 20 mΩ RLO = 150 mΩ RBAT = 2 Ω
Table 4.5: Average time and number of samples computed by LTspice, PLECS and the
decomposition method (in MATLAB) to simulate 2100 cycles of a 23rd-order boost
converter model. Decomposition method is several orders of magnitude quicker.
Simulator LTspice PLECS
Decomposition
Method
Simulation Time [s] 630 460 0.17
Time per Sample [µs] 51 61 20
Number of Samples
Computed
12,445,668 7,586,976 8,401
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Figure 4.10: Boost converter’s simulated output for the first 200 µs, as given by LTspice,
PLECS and the decomposition method (in MATLAB). The decomposition method
produces the same results as LTspice and PLECS.
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Figure 4.11: Boost converter’s simulated response to a change in duty cycle; results are
from LTspice, PLECS and the decomposition method (in MATLAB). At 2 ms, the duty
cycle changes from 30% to 40%. The decomposition method produces the same results as
LTspice and PLECS with far fewer computed time steps.
Table 4.6: List of parameter values used for the PI feedback loop.
R1 = 100 kΩ R2 = 100 kΩ RF2 = 1 kΩ CF1 = 10 µF CF2 = 10 µF
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Figure 4.12: Boost converter’s simulated output voltage over two switching cycles; results
are from LTspice, PLECS and the decomposition method (in MATLAB). The
decomposition method produces the same results as LTspice and PLECS with far fewer
computed time steps.
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Figure 4.13: PI feedback used to control a boost converter. The error signal e(t) is the
difference between the output voltage VOUT of the boost converter and a reference voltage
VREF . The duty cycle DS is determined by comparing the control signal q(t) to a reference
sawtooth waveform SAW (t) with period TS. The duty ratio limiter prevents DS from
exceeding 48%. The signal ΦTS is a clock signal with period TS that sets the SR latch
every switching cycle.
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Table 4.7: Average time and number of samples computed by LTspice, PLECS and the
decomposition method (in MATLAB) to simulate 2100 cycles of a 25th-order boost
converter with PI feedback. Decomposition method is quicker by several orders of
magnitude.
Simulator LTspice PLECS
Decomposition
Method
Simulation Time [s] 1100 990 0.38
Time per Sample [µs] 73 140 45
Number of Samples
Computed
15,151,824 7,271,785 8,403
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Figure 4.14: Boost converter’s simulated response to a disturbance in RBAT . At 10 ms,
RBAT is doubled. The converter has PI feedback control. LTspice, PLECS and the
decomposition method implemented in MATLAB all predict the same results.
Table 4.8: List of parameter values used to simulate the LC-filtered AC rectifier. RD1,
RD2, RD3 and RD4 represent the on-resistances of the diodes. The diode off-resistances
were set to 1 MΩ. VON1, VON2, VON3 and VON4 are the diode turn-on voltages.
VON1 = 1.4 V VON2 = 1.4 V VON3 = 1.4 V VON4 = 1.4 V L = 150 mH
C = 4.7 mF RS = 100 mΩ RL = 150 mΩ RC = 10 mΩ R = 10 Ω
RD1 = 50 mΩ RD2 = 50 mΩ RD3 = 50 mΩ RD4 = 50 mΩ
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Figure 4.15: Boost converter’s simulated response to a disturbance in RBAT . At 15 ms,
RBAT is returned to its original value. The converter has PI feedback control. LTspice,
PLECS and the decomposition method implemented in MATLAB all predict the same
results.
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Figure 4.16: Source voltage waveform VS(t) for the rectifier circuit shown in Figure 4.5.
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Figure 4.17: Predicted output voltage waveform for the rectifier circuit from LTspice,
PLECS and the decomposition method implemented in MATLAB. All three simulators
predict the same behavior.
Table 4.9: Comparison of total simulation time for same AC-DC converter in LTspice,
PLECS, SIMPLIS and the decomposition method. The AC-DC converter was simulated
out to 20 s (1200 switching cycles). Each simulator was run on an i7-5500U at 2.40 GHz.
Simulator LTspice PLECS SIMPLIS
MATLAB
with
Decomp.
Simulation
Time [s]
4.0 4.7 1.4 0.07
Time per
Sample [µs]
9.3 8.1 22 14
Number of
Samples
Computed
435,917 585,594 64,802 4,802
75
CHAPTER 5
CONCLUSION
In Chapter 2, the SCR model presented in [5] was successfully applied to non-collinear
PNPN structures fabricated in a 14-nm FinFET process. However, due to the difference
in layout geometry between non-collinear and collinear structures, the scalable features of
the model in [5] cannot be applied to non-collinear structures. For a collinear SCR, on-
resistance is inversely proportional to device width, while parameters such as trigger and
holding voltage are controlled by the layout spacings (i.e., anode to cathode spacing and well
tap spacing). In contrast, for a non-collinear device, the on-resistance decreases less than
linearly with inverse-width while the holding voltage is strongly modulated by the width.
TCAD simulation shows that current density is non-uniform across the width of the non-
collinear device. New geometric scaling equations were developed from measurement data to
fit scaling trends for the non-collinear PNPN devices. The new scaling equations were able
to capture important latch-up behavior in circuit simulation, such as the holding voltage
dependence on emitter width.
In Chapter 3, a reduced-order model of a flyback converter was used to simulate the
average dynamic behavior of IM and VOUT . In order to capture the snubber circuit’s effect
on the turn-on time, a ∆DS was added to modulate the effective duty cycle. The averaged
state-space model was then fitted to an expensive netlist circuit using the Elementary Effects
method and a Bayesian inference routine. The fitted model was able to accurately predict
the turn-on time dependence on the duty cycle DS.
In Chapter 4, a decomposition method was presented for event-detection state vector
simulation of SMPS. This method decomposes the state matrix A in the PWL state-space
model in order to quickly and efficiently compute the matrix exponential. With an efficient
means of computing the matrix exponential, previously computed switching instances can
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be used to quickly update the switching instances within the current cycle. This method
allows the solver to determine the switching instances without having to reduce the time
step, resulting in a speed-up of the simulation. The decomposition method was built in
MATLAB and demonstrated on a 6th-order flyback converter, a 23rd-order boost converter
and an LC-filtered AC rectifier. The boost converter was demonstrated in both an open-loop
configuration and with PI feedback control. The same devices were simulated in LTspice or
PLECS. Every simulator predicted the same behavior for the respective device; however, the
decomposition method proved to be a much more efficient means of analyzing the dynamic
behavior of the SMPS because it was able to simulate the same device several orders of
magnitude faster than LTspice or PLECS.
5.1 Future Work
There are paths future research can take in order to advance the modeling and numerical
methods presented in this work. The generalized averaging method presented in [43] can
be coupled with the Bayesian optimization routine used in Section 3.5.2. Using Bayesian
inference to find the correction-factor matrix M in (3.49) could potentially reduce the error
between the corrected averaged-model and the expensive netlist with parasitics. A Bayesian
optimization routine may also reduce the number of simulations needed to compute M ,
thereby reducing the computation time.
The decomposition method in Chapter 4 is crucial for fast and accurate state vector
simulation. A limitation of the decomposition method is that PWL models must be used. If
more accurate nonlinear models are used for the diodes and switches within the SMPS, then
the solver will have to linearize at every time point. Each linearization will produce a new
state matrix A that is not known a priori. Since the decomposition of A is necessary for
the efficient computation of the matrix exponential, the solver would need to decompose the
new state matrix at every time step, which would be too slow to be practical for simulation
purposes. If the decomposition of the state matrix A can be avoided without significantly
increasing computation time for the matrix exponential, then nonlinear models could be
used for the state vector simulation of SMPS.
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One possible approach is to determine the characteristic polynomial of the state matrix
A. Once the characteristic polynomial is known, there are several methods can be used
to compute the matrix exponential. For example, the Cayley-Hamilton Theorem, Lagrange
Interpolation and Newton Interpolation are all methods that exploit the characteristic poly-
nomial of a state matrix in order to compute eAh [27]. Future work should focus on evaluating
the reliability and efficiency of these techniques for simulating SMPS and comparing them
to the decomposition method used in this work.
Additional work can be done to improve the method presented in Chapter 4. Sinusoidal
sources can be modeled as state variables instead of an input vector uAC . For example, one
sinusoidal waveform α sin (ωt+ φ) can be modeled as
x˙1
x¨1
 =
 0 1
−ω2 0
x1
x˙1
 (5.1)
with
x1(t0)
x˙1(t0)
 =
 α sin (ωt0 + φ)
αω cos (ωt0 + φ)
 . (5.2)
By modeling the sinusoidal source with the LTI system in (5.1), the computationally intensive
convolution integral in (4.37) can be avoided; however, every sinusoidal source in the system
increases the order of the state matrix A by two, which may limit the benefits of this
approach. Future work should focus on determining if this approach is more computationally
efficient than the approach presented in this work.
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APPENDIX A
STEADY STATE ANALYSIS
A similar derivation to the one given in this section can be found in [17]. The voltage and
current relationship of an inductor is
VL = LI˙L. (A.1)
Taking the integral of both sides and assuming L is not dependent on time gives
∫ t
0
dτ · VL = L
∫ t
0
dτ · I˙L (A.2)∫ t
0
dτ · VL = L [IL(t)− IL(0)] . (A.3)
The average inductor voltage for one period, TS, is
V L =
1
TS
∫ TS
0
dτ · VL = L
TS
[IL(TS)− IL(0)] . (A.4)
In periodic steady state, IL(0) = IL(TS) must hold true and therefore
V L = 0. (A.5)
Given a capacitor with voltage and current relationship IC = CV˙C , the same process can be
used to show IC = 0 in periodic steady state.
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APPENDIX B
PARAMETER EXTRACTION PROCEDURE
The parameter extraction procedure is described in this section.
The saturation current and ideality factor of a bipolar transistor are typically extracted
from a Gummel plot [50]. However, the SCR is a four-terminal device. To create a Gummel
plot for the NPN, the Anode of the SCR is left floating and the Cathode is grounded, as
shown in Figure B.1. A potential is applied between the NTAP and the Cathode of the
SCR in order to bias the collector of the NPN. Then, the potential between the PTAP and
Cathode is swept in order to vary the base-emitter voltage of the NPN. The currents flowing
into the PTAP and NTAP are measured; these constitute the base and collector currents,
respectively. An example measurement result is shown in Figure B.2; note that the NPN
collector current, INTAP , is plotted as a function of the applied base voltage VPTAP using
semi-log axes. A line is fit to the linear portion of the curve. The saturation current ISN
is approximated by the line’s y-intercept, and the ideality factor nFN is extracted from its
slope.
The NPN common emitter current gain βN0 is extracted from the same set of measurement
results used to obtain the saturation current; see Figure B.3 for details. The βN0 value used
for PNPN modeling is not the value measured when the transistor is operating in the forward
active region [5]. Instead, βN0 represents the average current gain measured in a range of
currents just below the trigger current. This ensures that the model provides an accurate
description of the latch-up behavior, although the general behavior of the individual NPN
and PNP will not necessarily be captured. In Figure B.3, the averaging window used to
determine βN0 is marked by blue lines.
Conductivity modulation in the bases of the NPN and PNP has a strong effect on the I-V
characteristic of an SCR. For example, prior to latch-up, only the PNP is conducting for the
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setup shown in Figure 2.3 and the base resistance of the PNP will experience conductivity
modulation. Thus, in order to capture the low current region of the PNPN I-V, RNTAP and
RPTAP must be modeled as bias-dependent base resistors. Without doing so, VTRIG and
ITRIG may not be accurately reproduced in simulation. RPTAP is obtained by following the
procedure in [51]. The first step is to plot IPTAP as a function of VPTAP , as shown in Figure
B.4. The potential between the PTAP and Cathode is given by the equation
VPTAP = VBE,N + (IPTAP + INTAP )REN + IPTAPRPTAP . (B.1)
Since REN  RPTAP , (B.1) may be approximated as
VPTAP ≈ VBE,N + IPTAPRPTAP . (B.2)
IPTAP itself is a function of VBE,N or, using (B.2),
IPTAP ≈ IS exp (VPTAP − IPTAPRPTAP )/nFNVT . (B.3)
Define IP0 as the PTAP current for the case that RPTAP = 0 or that the product IPTAP ·
RPTAP is negligible compared to VPTAP . It follows that
IP0
IPTAP
= exp
(
VPTAP
VT
)
/ exp
(
VPTAP − IPTAPRPTAP
VT
)
. (B.4)
At low current levels, the values of IP0 and IPTAP are close in value and the latter can be used
to approximate the former. As shown in Figure B.4, at high current levels, IP0 is estimated
by linearly extrapolating the IPTAP measured at low current levels; linear extrapolation is
appropriate if IPTAP (VPTAP ) is plotted using semi-log axes. Then, at a fixed current level,
the horizontal offset between the two curves is equal to IPTAP ·RPTAP ; this offset is denoted
in the figure as ∆V .
The extracted values of RPTAP are plotted as a function of IPTAP , as shown in Figure 2.14.
The extracted base resistance is observed to be a decreasing function of base current; this is
due to conductivity modulation. The model for the conductivity modulated base resistance,
given in Table 2.1, contains three parameters, RB,Nmin, RB,N0, and IB,N0. Therefore, a
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minimum of three values from RPTAP (IPTAP ) are needed to extract the three parameters.
The base resistance model should be fit at current levels where latch-up can occur.
An analogous procedure is applied to characterize the PNP and extract its model param-
eters. Finally, to characterize the reverse diode formed between the NWELL and PWELL,
the Anode and Cathode are left floating and a variable voltage source is connected between
the PTAP and NTAP. The current from the PTAP to the NTAP is measured and used to
extract the reverse diode saturation current, ISR, and ideality factor, nR.
The emitter resistances are also extracted directly from the measurement data. One-half
of the measured on-state resistance RON , shown in Figure 2.4, is assigned to each of the
emitter resistors. It does not matter if the emitter resistances are actually equal because
those parameters only significantly affect RON , which is dependent on their sum. Note
that although the collector resistors lie along the main current path between the Anode and
Cathode, their contributions to RON are minimal; instead, the collector resistances determine
VHOLD [3, 5].
In a PNPN structure, the base of one of the BJTs is the collector of the other. The
majority carrier collector current in one transistor induces an electric field in the base of the
other. The electric field aids minority carrier transport across the base and enhances the
current gain [5]. This “beta enhancement” is modeled using the parameter ∆β, as indicated
in Table 2.1.
Two parameters, RC0 and ∆β, cannot be extracted from measurement data. However,
these values can be easily optimized to fit the overall PNPN I-V curve with a 2D parameter
sweep, which is how the results in Figure 2.7 were obtained.
For this work, the smallest available test structure was used to extract all parameters (i.e.,
the device with the shortest WE). The parameter values from this device were then used to
find the geometric scaling A, B, and C parameters in Table 2.3. For example, if the width
of the shortest device was WE,min and its extracted NPN emitter resistance was REN,min,
then A1 would be found as
A1 = REN,min
√
WE,min. (B.5)
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Similarly, if the NPN saturation current for the device was ISN,min, then B1 would be found
as
B1 =
ISN,min
WE,min
. (B.6)
In the scalable model, RC0 is (reasonably) assumed to scale similar to the emitter resistances
and IC0 is taken to have the same functional form as ISR. It is found that scaling ∆β by
W 0.2E allows the model to correctly reproduce the dependency of VHOLD on WE.
B.1 Figures
VCC
VPTAP
RPTAP
RNTAP
REN
REP IA=0
IPTAP
INTAP
Figure B.1: Measurement setup used for characterizing the NPN component of the PNPN.
The Anode of the PNPN is left open and VCC is used to bias the collector of the NPN and
VPTAP . INTAP and IPTAP are measured as functions of VPTAP which is swept from 0 to
VCC . An analogous measurement is performed on the PNP.
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Figure B.2: Example measurement results. The NPN collector current is plotted as a
function of the PTAP potential with the Cathode of the SCR grounded. From this plot,
the NPN’s saturation current and ideality factor can be obtained. VT is the thermal
voltage, kBT/q.
β
N
log10(INTAP)
Figure B.3: βN is calculated from the measurement results using βN = INTAP/IPTAP .
Example results are plotted. Parameter βN0 is set equal to the average value of βN inside
the window marked with the blue lines. The window covers the range of currents
immediately before latch-up occurs.
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Figure B.4: Example measurement results. NPN base current is plotted as a function of
the applied voltage. The dashed line is the I-V characteristic for the case that RPTAP = 0
and VPTAP = VBE,N . ∆V is the estimated voltage drop across the base resistance RPTAP .
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APPENDIX C
SWITCHED-MODE POWER SUPPLY
STATE-SPACE MODELS
C.1 Flyback Converter
Real world designs of switched-mode power supplies do not have ideal switching behavior.
Typically there are transition times between D01 and D10, such as those shown in Figure
C.1. For more accurate design and simulation of switched-mode power supplies, a means of
efficiently simulating higher order models with non-ideal switching behavior is needed. This
section presents a derivation of a 6th-order state-space model that can be used to capture
non-ideal switching behavior for a flyback converter .
A circuit representation of the flyback converter is shown in Figure 4.3. RV S represents
the output resistance of the voltage source, VS. RCIN and RCOUT are the equivalent series
resistances (ESR) of CIN and COUT , respectively. RP [RS] and LP [LS] are the primary
[secondary] parasitic resistance and inductance of the transformer. RC represents losses
in the magnetic core of the transformer and LM is the magnetic core inductance. The
transformer’s secondary windings to primary windings ratio is represented with n. The load
is represented by RL. Switching is realized using an NMOS and a diode. RSW and RD
represent the series resistances of the NMOS and diode, respectively. RSW can take on two
values depending on the state of the NMOS, given below.
RSW =
RDS NMOS TriodeHigh Z NMOS Off (C.1)
In (C.1), RDS is the equivalent on-resistance of the NMOS when it is in triode and “High Z”
is the high impedance value of the NMOS when it is off. Similarly in (C.22), RD represents
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the equivalent series resistance of the diode, and it can take one of two values depending on
whether the diode is on (forward biased) or off (reverse biased). A clock signal with period
TS and duty cycle D is applied to the gate of the NMOS. For this work, a capacitor, CSNUB,
and a resistor, RSNUB, are used as the snubber circuit to protect the NMOS from the back
EMF from LP .
The flyback architecture was chosen for this work because it has multiple components that
can lead to non-ideal switching behavior. Figure C.1 shows an example waveform with non-
ideal switching behavior for the flyback converter. For example, the parasitic inductances,
LP and LS, cause commutation (the D11 subinterval in Figure C.1) to occur if the diode
is conducting and the NMOS is switched on. Non-ideal switching behavior can also arise
from the snubber circuit, which can prevent the diode from immediately turning on when
the NMOS is turned off (the D00 subinterval in Figure C.1).
The circuit in Figure 4.3 has six reactive components. Each state variable for the state-
space model will be associated with either a capacitor’s voltage or an inductor’s current.
The state vector is given below.
x =

VCIN
VSNUB
IP
IM
IS
VCOUT

. (C.2)
Trying to derive the full state-space representation from the entire circuit shown in Figure
4.3 may prove to be too cumbersome. A more manageable approach is to separate the
flyback converter into sections, derive the state-space model of each individual section, and
then combine the sectioned state-space models to find the full state-space representation.
In this work, the flyback converter will be broken into four sections: input circuitry, output
circuitry, snubber circuitry, and transformer circuitry.
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C.1.1 Input Circuitry
The circuit representation of the input circuitry is shown in Figure C.2. An expression
for VIN will be important because it connects the input circuitry to the rest of the flyback
converter. From Figure C.2, it can be shown that
VIN − VS
RV S
+
VIN − VCIN
RCIN
+ IP = 0. (C.3)
(C.3) yields
VIN =
RV S
RV S +RCIN
VCIN − RV SRCIN
RV S +RCIN
IP +
RCIN
RV S +RCIN
VS. (C.4)
The only reactive component in the input circuitry is CIN , and its state variable is VCIN . It
can be shown that
ICIN = CIN V˙CIN =
VIN − VCIN
RCIN
. (C.5)
Combining (C.4) and (C.5) gives
V˙CIN =
−1
(RV S +RCIN)CIN
VCIN − RV S
(RV S +RCIN)CIN
IP +
1
(RV S +RCIN)CIN
VS. (C.6)
This yields V˙CIN as a function of state variables, VCIN and IP , and input, VS.
C.1.2 Output Circuitry
The output circuitry, shown in Figure C.3, has a similar structure to the input circuitry
shown in Figure C.2. Thus, the approach in Section C.1.1 can be adapted to find the state-
space representation of the output circuitry. Finding an expression for VOUT is important
both because it connects the output circuitry to the rest of the converter and because it is
the output of interest for this power supply. From Figure C.3, it can be shown that
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VOUT − VCOUT
RCOUT
+
VOUT
RL
− IS = 0. (C.7)
(C.7) yields
VOUT =
RLRCOUT
RL +RCOUT
IS +
RL
RL +RCOUT
VCOUT . (C.8)
In Figure C.3, the only reactive component is COUT and its state variable is VCOUT . In order
to find V˙COUT , it can be shown that
ICOUT = COUT V˙COUT =
VOUT − VCOUT
RCOUT
. (C.9)
Combining (C.8) and (C.9) gives
V˙COUT =
RL
(RL +RCOUT )COUT
IS − 1
(RL +RCOUT )COUT
VCOUT . (C.10)
(C.10) expresses V˙COUT as a function of state variables, IS and VCOUT .
C.1.3 Snubber Circuitry
The snubber circuit, shown in Figure C.4, has the same structure seen with the input circuitry
in Figure C.2 and the output circuitry seen in Figure C.3. An expression for VSW will be
important for relating the snubber circuitry to the rest of the flyback converter in the full
state-space model. Solving for VSW and V˙SNUB will use the same approach used in Sections
C.1.1 and C.1.2. To solve for VSW , it can first be shown that
VSW
RSW
+
VSW − VSNUB
RSNUB
− IP = 0. (C.11)
(C.11) yields
VSW =
RSW
RSW +RSNUB
VSNUB +
RSWRSNUB
RSW +RSNUB
IP . (C.12)
The only state variable in Figure C.4 is VSNUB. V˙SNUB can be found with
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VSNUB +RSNUBCSNUBV˙SNUB − VSW = 0. (C.13)
Combining (C.12) and (C.13) gives
V˙SNUB =
−1
(RSW +RSNUB)CSNUB
VSNUB +
RSW
(RSW +RSNUB)CSNUB
IP . (C.14)
C.1.4 Transformer Circuitry
An equivalent circuit representation, shown in Figure C.5, of the transformer in the flyback
converter will be used to derive the state-space model for the transformer circuit. There are
three state variables shown in Figure C.5: IP , IM , and IS. An expression for I˙M can be
easily found with
(IP − IM + nIS)RC = VM = LM I˙M (C.15)
giving
I˙M =
RC
LM
IP − RC
LM
IM +
nRC
LM
IS. (C.16)
I˙P can be found with the relation
VIN − VSW = IPRP + LP I˙P + LM I˙M . (C.17)
Combining (C.4), (C.12), (C.16), and (C.17) yields
I˙P =
RV S
(RV S +RCIN)LP
VCIN − RSW
(RSW +RSNUB)LP
VSNUB
−(RV S||RCIN) + (RSW ||RSNUB) +RP +RC
LP
IP +
RC
LP
IM − nRC
LP
IS
+
RCIN
(RV S +RCIN)LP
VS (C.18)
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with R1||R2 = R1R2/(R1 +R2). Similarly, for I˙S, it can be shown that
VOUT
n
+
(RS +RD)IS
n
+
LS I˙S
n
+ LM I˙M = 0. (C.19)
Combining (C.8) and (C.16) gives
I˙S = −nRCLS IP +
nRC
LS
IM − (RL||RCOUT )+RS+RD+n2RCLS IS −
RL
(RL+RCOUT )LS
VCOUT . (C.20)
C.1.5 Full State-Space Model
Combining (C.6), (C.10), (C.14), (C.16), (C.18), and (C.20) gives the full system of equations
for the flyback converter, expressed in (C.21).
V˙CIN = a11VCIN + a13IP + b1VS
V˙SNUB = +a22VSNUB + a23IP
I˙P = a31VCIN+a32VSNUB + a33IP+a34IM + a35IS + b3VS
I˙M = + a43IP+a44IM + a45IS
I˙S = + a53IP+a54IM + a55IS +a56VCOUT
V˙COUT = + a65IS+a66VCOUT . (C.21)
Coefficients aij and bi are listed in (C.22).
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a11 =
−1
(RV S+RCIN )CIN
a13 =
−RV S
(RV S+RCIN )CIN
a22 =
−1
(RSW+RSNUB)CSNUB
a23 =
RSW
(RSW+RSNUB)CSNUB
a31 =
RV S
(RV S+RCIN )LP
a32 =
−RSW
(RSW+RSNUB)LP
a33 = −RV S ||RCIN+RSW ||RSNUB+RP+RCLP a34 =
RC
LP
a35 = −nRCLP
a43 =
RC
LM
a44 = −RCLM a45 =
nRC
LM
a53 = −nRCLS a54 =
nRC
LS
a55 = −RL||RCOUT+RS+RD+n2RCLS
a56 =
−RL
(RL+RCOUT )LS
a65 =
RL
(RL+RCOUT )COUT
a66 =
−1
(RL+RCOUT )COUT
b1 =
1
(RV S+RCIN )CIN
b3 =
RCIN
(RV S+RCIN )LP
. (C.22)
(C.21) can be rewritten in the form x˙ = Ax+Bu with

V˙CIN
V˙SNUB
I˙P
I˙M
I˙S
V˙COUT

=

a11 0 a13 0 0 0
0 a22 a23 0 0 0
a31 a32 a33 a34 a35 0
0 0 a43 a44 a45 0
0 0 a53 a54 a55 a56
0 0 0 0 a65 a66


VCIN
VSNUB
IP
IM
IS
VCOUT

+

b1
0
b3
0
0
0

VS. (C.23)
In (C.23), the A matrix is comprised of elements aij and the B matrix is comprised of
elements bi. The state vector is x =
[
VCIN VSNUB IP IM IS VCOUT
]T
and the input
u is the DC voltage source VS. The output of interest for the flyback converter is VOUT ,
expressed in (C.8), and it can be written in the form y = Cx as
VOUT =
[
0 0 0 0 (RL||RCOUT ) RLRL+RCOUT
]

VCIN
VSNUB
IP
IM
IS
VCOUT

. (C.24)
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C.2 Boost Converter
Following the same procedure used in Section C.1, the state equations can be found for the
boost converter. A circuit representation of the boost converter is shown in Figure C.6. In
this figure, the switch has been replaced by its equivalent resistance RDS. The diode has
been modeled with RD and VON . The state variables as well as the output voltage VOUT are
indicated in red. The state equations are shown on the next page, with ICI = ICI1+ICI2+ICI3
and ICO = ICO1 + ICO2 + ICO3.
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CP V˙CP = −VCP
RP
− ICI − IDS − ID + VP
RP
+ IP (C.25)
CLFI V˙LFI = −ILFI + ICI + IDS + ID (C.26)
CI1V˙CI1 = ICI1 (C.27)
CI2V˙CI2 = ICI2 (C.28)
CI3V˙CI3 = ICI3 (C.29)
CLV˙L = −IL + IDS + ID (C.30)
CDSV˙DS = − VDS
RDS
+ IDS (C.31)
CDV˙D = − VD
RD
+ ID +
VON
RD
(C.32)
CO1V˙CO1 = ICO1 (C.33)
CO2V˙CO2 = ICO2 (C.34)
CO3V˙CO3 = ICO3 (C.35)
CLFOV˙LFO = ID − ICO − ILFO (C.36)
LFI I˙LFI = VLFI − ILFIRLFI (C.37)
LCI1I˙CI1 = VCP − VLFI − VCI1 − ICI1RCI1 (C.38)
LCI2I˙CI2 = VCP − VLFI − VCI2 − ICI2RCI2 (C.39)
LCI3I˙CI3 = VCP − VLFI − VCI3 − ICI3RCI3 (C.40)
LI˙L = VL − ILRL (C.41)
LDS I˙DS = −VLFI − VL − VDS + VP (C.42)
LDI˙D = −VLFI − VL − VD − VLFO − [ID − ICO]RBAT + VP − VBAT (C.43)
LCO1I˙CO1 = VLFO − VCO1 + [ID − ICO]RBAT − ICO1RCO1 + VBAT (C.44)
LCO2I˙CO2 = VLFO − VCO2 + [ID − ICO]RBAT − ICO2RCO2 + VBAT (C.45)
LCO3I˙CO3 = VLFO − VCO3 + [ID − ICO]RBAT − ICO3RCO3 + VBAT (C.46)
LFOI˙LFO = VLFO − ILFORLFO (C.47)
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C.3 LC-Filtered AC Rectifier
Following the same procedure used in Section C.1, the state equations can be found for
the LC-filtered AC rectifier. A circuit representation of the AC-DC converter is shown in
Figure C.7. In this figure, the diodes have been replaced with their equivalent resistances
and turn-on voltages. The diode resistances can change depending on whether the diode is
in an on or off-state. The capacitor [inductor] has the state variable VC [IL]. The two node
voltages V + and V − can be found as
V + = −R12
[
1 +
RS1234
RD1
(
R12
RD1
− R34
RD3
)]
IL
− RD2
RD1 +RD2 +RS34
(VON1 − VON2)− VON2
− RD2
RD1 +RD2
· RS12
RD3 +RD4 +RS12
(VON3 − VON4)
+
RD2
RD1 +RD2
· R1234
RS +R1234
· VS (C.48)
and
V − = R34
[
1− RS1234
RD3
(
R12
RD1
− R34
RD3
)]
IL
+
RD4
RD3 +RD4
· RS34
RD1 +RD2 +RS34
(VON1 − VON2)
+
RD4
RD3 +RD4 +RS12
(VON3 − VON4)− VON4
+
RD4
RD3 +RD4
· R1234
RS +R1234
· VS (C.49)
with
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R12 =
RD1RD2
RD1 +RD2
(C.50)
R34 =
RD3RD4
RD3 +RD4
(C.51)
RS12 =
RS (RD1 +RD2)
RS +RD1 +RD2
(C.52)
RS34 =
RS (RD3 +RD4)
RS +RD3 +RD4
(C.53)
R1234 =
(RD1 +RD2) (RD3 +RD4)
RD1 +RD2 +RD3 +RD4
(C.54)
and
RS1234 =
RSR1234
RS +R1234
. (C.55)
Using (C.48) and (C.49), equations for VC and IL can be found as
CV˙C =
−1
RC +R
VC +
R
RC +R
IL (C.56)
and
LI˙L =
(
V + − ILRL
)− (V − + R
RC +R
VC +
RCR
RC +R
IL
)
. (C.57)
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C.4 Figures
0
IP
nIS
IM
TS
     
     
     
     
Figure C.1: Example waveform with marked switch boundaries between D11, D10, D00, and
D01. Note that D = D11 +D01, where D is the applied duty cycle to the gate of the
NMOS. D11 is due to commutation caused by the transformer’s parasitic inductances, LP
and LS. D00 is due to the snubber circuitry (i.e., after the NMOS has been turned off,
CSNUB needs to be charged up before the diode can be forward biased). The ringing seen
during the subinterval D01 · TS is from resonance between CSNUB and LM .
RVS
VS
RCIN
CIN
+
VIN
-
IP
+
VCIN
-
Figure C.2: Representation of the input circuitry of the flyback converter.
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RL
RCOUT
COUT
+
-
VOUT
+
-
VCOUT
IS
Figure C.3: Representation of the output circuitry of the flyback converter.
RSW
RSNUB
CSNUB
VSNUB
-      +
VSW
-          + IP
Figure C.4: Representation of the snubber circuitry of the flyback converter.
RC
RP
LP
LM
1:n
LS/n
2
IP nIS
IM
RS/n
2 RD/n
2
+
VIN-VSW
-
+
VOUT
-
IS
VOUT/n
-
+
Figure C.5: Representation of the transformer circuitry of the flyback converter. To ease in
the extraction of the state-space model, an equivalent transformer circuit is used by
reflecting the secondary inductance and resistances to the primary side.
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CP
IP
VP
RP
LI L
CI1
LO
RBAT
VBAT
VOUT
+
-
RCI1
LCI1
RL
CLCLI
RLI
LDS
CDS
LD
CD
RLO
CLO
CO1
RCO1
LCO1
RD
RDS
VCLI
+       -
ILI
VCP
+
-
ICI1
VCI1
+
-
CI2
RCI2
LCI2
ICI2
VCI2
+
-
CI3
RCI3
LCI3
ICI3
VCI3
+
-
IL
VL
+       -
VDS
+
-
IDS
ID
VD
+       -
ICO1
VCO1
+
-
CO2
RCO2
LCO2
ICO2
VCO2
+
-
CO2
RCO2
LCO2
ICO2
VCO2
+
-
ILFO
VLFO
+       -
VON
Figure C.6: Circuit representation of boost converter. The switch has been replaced by its
equivalent resistance RDS. The diode has been replaced with RD and VON . Every
capacitor and inductor has a state associated with it indicated in red. The output voltage
VOUT is also indicated in red.
L
C
R
+ VOUT -
IL
VS(t)
RD1
VON1
VON2
RD2
RD3
RD4
VON3
VON4
RCRL VC
RS
+   -
V
+
V
-
Figure C.7: Circuit representation of LC-filtered AC rectifier. Diodes have been replaced
with their equivalent resistances and turn-on voltages. The capacitor and inductor have
associated states VC and IL, respectively, which are indicated in red. The output voltage
VOUT and two node voltages V
+ and V − are also indicated in red.
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APPENDIX D
DECOMPOSED MATRIX EXPONENTIAL PROOF
Given a decomposed state matrix A = V ΛV −1, the matrix exponential can be computed
as follows.
eAh =
∞∑
k=0
(Ah)k
k!
(D.1)
=
∞∑
k=0
(V ΛV −1h)k
k!
(D.2)
=
∞∑
k=0
(V ΛV −1)k hk
k!
(D.3)
=
∞∑
k=0
V ΛkV −1hk
k!
(D.4)
=
∞∑
k=0
V (Λh)k V −1
k!
(D.5)
= V
[ ∞∑
k=0
(Λh)k
k!
]
V −1 (D.6)
= V eΛhV −1. (D.7)
Therefore, eAh = V eΛhV −1.
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